LLVM  10.0.0svn
ARMAsmParser.cpp
Go to the documentation of this file.
1 //===- ARMAsmParser.cpp - Parse ARM assembly to MCInst instructions -------===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 
9 #include "ARMFeatures.h"
10 #include "ARMBaseInstrInfo.h"
11 #include "Utils/ARMBaseInfo.h"
15 #include "MCTargetDesc/ARMMCExpr.h"
18 #include "llvm/ADT/APFloat.h"
19 #include "llvm/ADT/APInt.h"
20 #include "llvm/ADT/None.h"
21 #include "llvm/ADT/STLExtras.h"
22 #include "llvm/ADT/SmallSet.h"
23 #include "llvm/ADT/SmallVector.h"
24 #include "llvm/ADT/StringMap.h"
25 #include "llvm/ADT/StringRef.h"
26 #include "llvm/ADT/StringSwitch.h"
27 #include "llvm/ADT/Triple.h"
28 #include "llvm/ADT/Twine.h"
29 #include "llvm/MC/MCContext.h"
30 #include "llvm/MC/MCExpr.h"
31 #include "llvm/MC/MCInst.h"
32 #include "llvm/MC/MCInstrDesc.h"
33 #include "llvm/MC/MCInstrInfo.h"
41 #include "llvm/MC/MCRegisterInfo.h"
42 #include "llvm/MC/MCSection.h"
43 #include "llvm/MC/MCStreamer.h"
45 #include "llvm/MC/MCSymbol.h"
48 #include "llvm/Support/ARMEHABI.h"
49 #include "llvm/Support/Casting.h"
51 #include "llvm/Support/Compiler.h"
54 #include "llvm/Support/SMLoc.h"
58 #include <algorithm>
59 #include <cassert>
60 #include <cstddef>
61 #include <cstdint>
62 #include <iterator>
63 #include <limits>
64 #include <memory>
65 #include <string>
66 #include <utility>
67 #include <vector>
68 
69 #define DEBUG_TYPE "asm-parser"
70 
71 using namespace llvm;
72 
73 namespace llvm {
74 extern const MCInstrDesc ARMInsts[];
75 } // end namespace llvm
76 
77 namespace {
78 
79 enum class ImplicitItModeTy { Always, Never, ARMOnly, ThumbOnly };
80 
81 static cl::opt<ImplicitItModeTy> ImplicitItMode(
82  "arm-implicit-it", cl::init(ImplicitItModeTy::ARMOnly),
83  cl::desc("Allow conditional instructions outdside of an IT block"),
84  cl::values(clEnumValN(ImplicitItModeTy::Always, "always",
85  "Accept in both ISAs, emit implicit ITs in Thumb"),
86  clEnumValN(ImplicitItModeTy::Never, "never",
87  "Warn in ARM, reject in Thumb"),
88  clEnumValN(ImplicitItModeTy::ARMOnly, "arm",
89  "Accept in ARM, reject in Thumb"),
90  clEnumValN(ImplicitItModeTy::ThumbOnly, "thumb",
91  "Warn in ARM, emit implicit ITs in Thumb")));
92 
93 static cl::opt<bool> AddBuildAttributes("arm-add-build-attributes",
94  cl::init(false));
95 
96 enum VectorLaneTy { NoLanes, AllLanes, IndexedLane };
97 
98 static inline unsigned extractITMaskBit(unsigned Mask, unsigned Position) {
99  // Position==0 means we're not in an IT block at all. Position==1
100  // means we want the first state bit, which is always 0 (Then).
101  // Position==2 means we want the second state bit, stored at bit 3
102  // of Mask, and so on downwards. So (5 - Position) will shift the
103  // right bit down to bit 0, including the always-0 bit at bit 4 for
104  // the mandatory initial Then.
105  return (Mask >> (5 - Position) & 1);
106 }
107 
108 class UnwindContext {
109  using Locs = SmallVector<SMLoc, 4>;
110 
111  MCAsmParser &Parser;
112  Locs FnStartLocs;
113  Locs CantUnwindLocs;
114  Locs PersonalityLocs;
115  Locs PersonalityIndexLocs;
116  Locs HandlerDataLocs;
117  int FPReg;
118 
119 public:
120  UnwindContext(MCAsmParser &P) : Parser(P), FPReg(ARM::SP) {}
121 
122  bool hasFnStart() const { return !FnStartLocs.empty(); }
123  bool cantUnwind() const { return !CantUnwindLocs.empty(); }
124  bool hasHandlerData() const { return !HandlerDataLocs.empty(); }
125 
126  bool hasPersonality() const {
127  return !(PersonalityLocs.empty() && PersonalityIndexLocs.empty());
128  }
129 
130  void recordFnStart(SMLoc L) { FnStartLocs.push_back(L); }
131  void recordCantUnwind(SMLoc L) { CantUnwindLocs.push_back(L); }
132  void recordPersonality(SMLoc L) { PersonalityLocs.push_back(L); }
133  void recordHandlerData(SMLoc L) { HandlerDataLocs.push_back(L); }
134  void recordPersonalityIndex(SMLoc L) { PersonalityIndexLocs.push_back(L); }
135 
136  void saveFPReg(int Reg) { FPReg = Reg; }
137  int getFPReg() const { return FPReg; }
138 
139  void emitFnStartLocNotes() const {
140  for (Locs::const_iterator FI = FnStartLocs.begin(), FE = FnStartLocs.end();
141  FI != FE; ++FI)
142  Parser.Note(*FI, ".fnstart was specified here");
143  }
144 
145  void emitCantUnwindLocNotes() const {
146  for (Locs::const_iterator UI = CantUnwindLocs.begin(),
147  UE = CantUnwindLocs.end(); UI != UE; ++UI)
148  Parser.Note(*UI, ".cantunwind was specified here");
149  }
150 
151  void emitHandlerDataLocNotes() const {
152  for (Locs::const_iterator HI = HandlerDataLocs.begin(),
153  HE = HandlerDataLocs.end(); HI != HE; ++HI)
154  Parser.Note(*HI, ".handlerdata was specified here");
155  }
156 
157  void emitPersonalityLocNotes() const {
158  for (Locs::const_iterator PI = PersonalityLocs.begin(),
159  PE = PersonalityLocs.end(),
160  PII = PersonalityIndexLocs.begin(),
161  PIE = PersonalityIndexLocs.end();
162  PI != PE || PII != PIE;) {
163  if (PI != PE && (PII == PIE || PI->getPointer() < PII->getPointer()))
164  Parser.Note(*PI++, ".personality was specified here");
165  else if (PII != PIE && (PI == PE || PII->getPointer() < PI->getPointer()))
166  Parser.Note(*PII++, ".personalityindex was specified here");
167  else
168  llvm_unreachable(".personality and .personalityindex cannot be "
169  "at the same location");
170  }
171  }
172 
173  void reset() {
174  FnStartLocs = Locs();
175  CantUnwindLocs = Locs();
176  PersonalityLocs = Locs();
177  HandlerDataLocs = Locs();
178  PersonalityIndexLocs = Locs();
179  FPReg = ARM::SP;
180  }
181 };
182 
183 
184 class ARMAsmParser : public MCTargetAsmParser {
185  const MCRegisterInfo *MRI;
186  UnwindContext UC;
187 
188  ARMTargetStreamer &getTargetStreamer() {
189  assert(getParser().getStreamer().getTargetStreamer() &&
190  "do not have a target streamer");
191  MCTargetStreamer &TS = *getParser().getStreamer().getTargetStreamer();
192  return static_cast<ARMTargetStreamer &>(TS);
193  }
194 
195  // Map of register aliases registers via the .req directive.
196  StringMap<unsigned> RegisterReqs;
197 
198  bool NextSymbolIsThumb;
199 
200  bool useImplicitITThumb() const {
201  return ImplicitItMode == ImplicitItModeTy::Always ||
202  ImplicitItMode == ImplicitItModeTy::ThumbOnly;
203  }
204 
205  bool useImplicitITARM() const {
206  return ImplicitItMode == ImplicitItModeTy::Always ||
207  ImplicitItMode == ImplicitItModeTy::ARMOnly;
208  }
209 
210  struct {
211  ARMCC::CondCodes Cond; // Condition for IT block.
212  unsigned Mask:4; // Condition mask for instructions.
213  // Starting at first 1 (from lsb).
214  // '1' condition as indicated in IT.
215  // '0' inverse of condition (else).
216  // Count of instructions in IT block is
217  // 4 - trailingzeroes(mask)
218  // Note that this does not have the same encoding
219  // as in the IT instruction, which also depends
220  // on the low bit of the condition code.
221 
222  unsigned CurPosition; // Current position in parsing of IT
223  // block. In range [0,4], with 0 being the IT
224  // instruction itself. Initialized according to
225  // count of instructions in block. ~0U if no
226  // active IT block.
227 
228  bool IsExplicit; // true - The IT instruction was present in the
229  // input, we should not modify it.
230  // false - The IT instruction was added
231  // implicitly, we can extend it if that
232  // would be legal.
233  } ITState;
234 
235  SmallVector<MCInst, 4> PendingConditionalInsts;
236 
237  void flushPendingInstructions(MCStreamer &Out) override {
238  if (!inImplicitITBlock()) {
239  assert(PendingConditionalInsts.size() == 0);
240  return;
241  }
242 
243  // Emit the IT instruction
244  MCInst ITInst;
245  ITInst.setOpcode(ARM::t2IT);
246  ITInst.addOperand(MCOperand::createImm(ITState.Cond));
247  ITInst.addOperand(MCOperand::createImm(ITState.Mask));
248  Out.EmitInstruction(ITInst, getSTI());
249 
250  // Emit the conditonal instructions
251  assert(PendingConditionalInsts.size() <= 4);
252  for (const MCInst &Inst : PendingConditionalInsts) {
253  Out.EmitInstruction(Inst, getSTI());
254  }
255  PendingConditionalInsts.clear();
256 
257  // Clear the IT state
258  ITState.Mask = 0;
259  ITState.CurPosition = ~0U;
260  }
261 
262  bool inITBlock() { return ITState.CurPosition != ~0U; }
263  bool inExplicitITBlock() { return inITBlock() && ITState.IsExplicit; }
264  bool inImplicitITBlock() { return inITBlock() && !ITState.IsExplicit; }
265 
266  bool lastInITBlock() {
267  return ITState.CurPosition == 4 - countTrailingZeros(ITState.Mask);
268  }
269 
270  void forwardITPosition() {
271  if (!inITBlock()) return;
272  // Move to the next instruction in the IT block, if there is one. If not,
273  // mark the block as done, except for implicit IT blocks, which we leave
274  // open until we find an instruction that can't be added to it.
275  unsigned TZ = countTrailingZeros(ITState.Mask);
276  if (++ITState.CurPosition == 5 - TZ && ITState.IsExplicit)
277  ITState.CurPosition = ~0U; // Done with the IT block after this.
278  }
279 
280  // Rewind the state of the current IT block, removing the last slot from it.
281  void rewindImplicitITPosition() {
282  assert(inImplicitITBlock());
283  assert(ITState.CurPosition > 1);
284  ITState.CurPosition--;
285  unsigned TZ = countTrailingZeros(ITState.Mask);
286  unsigned NewMask = 0;
287  NewMask |= ITState.Mask & (0xC << TZ);
288  NewMask |= 0x2 << TZ;
289  ITState.Mask = NewMask;
290  }
291 
292  // Rewind the state of the current IT block, removing the last slot from it.
293  // If we were at the first slot, this closes the IT block.
294  void discardImplicitITBlock() {
295  assert(inImplicitITBlock());
296  assert(ITState.CurPosition == 1);
297  ITState.CurPosition = ~0U;
298  }
299 
300  // Return the low-subreg of a given Q register.
301  unsigned getDRegFromQReg(unsigned QReg) const {
302  return MRI->getSubReg(QReg, ARM::dsub_0);
303  }
304 
305  // Get the condition code corresponding to the current IT block slot.
306  ARMCC::CondCodes currentITCond() {
307  unsigned MaskBit = extractITMaskBit(ITState.Mask, ITState.CurPosition);
308  return MaskBit ? ARMCC::getOppositeCondition(ITState.Cond) : ITState.Cond;
309  }
310 
311  // Invert the condition of the current IT block slot without changing any
312  // other slots in the same block.
313  void invertCurrentITCondition() {
314  if (ITState.CurPosition == 1) {
315  ITState.Cond = ARMCC::getOppositeCondition(ITState.Cond);
316  } else {
317  ITState.Mask ^= 1 << (5 - ITState.CurPosition);
318  }
319  }
320 
321  // Returns true if the current IT block is full (all 4 slots used).
322  bool isITBlockFull() {
323  return inITBlock() && (ITState.Mask & 1);
324  }
325 
326  // Extend the current implicit IT block to have one more slot with the given
327  // condition code.
328  void extendImplicitITBlock(ARMCC::CondCodes Cond) {
329  assert(inImplicitITBlock());
330  assert(!isITBlockFull());
331  assert(Cond == ITState.Cond ||
332  Cond == ARMCC::getOppositeCondition(ITState.Cond));
333  unsigned TZ = countTrailingZeros(ITState.Mask);
334  unsigned NewMask = 0;
335  // Keep any existing condition bits.
336  NewMask |= ITState.Mask & (0xE << TZ);
337  // Insert the new condition bit.
338  NewMask |= (Cond != ITState.Cond) << TZ;
339  // Move the trailing 1 down one bit.
340  NewMask |= 1 << (TZ - 1);
341  ITState.Mask = NewMask;
342  }
343 
344  // Create a new implicit IT block with a dummy condition code.
345  void startImplicitITBlock() {
346  assert(!inITBlock());
347  ITState.Cond = ARMCC::AL;
348  ITState.Mask = 8;
349  ITState.CurPosition = 1;
350  ITState.IsExplicit = false;
351  }
352 
353  // Create a new explicit IT block with the given condition and mask.
354  // The mask should be in the format used in ARMOperand and
355  // MCOperand, with a 1 implying 'e', regardless of the low bit of
356  // the condition.
357  void startExplicitITBlock(ARMCC::CondCodes Cond, unsigned Mask) {
358  assert(!inITBlock());
359  ITState.Cond = Cond;
360  ITState.Mask = Mask;
361  ITState.CurPosition = 0;
362  ITState.IsExplicit = true;
363  }
364 
365  struct {
366  unsigned Mask : 4;
367  unsigned CurPosition;
368  } VPTState;
369  bool inVPTBlock() { return VPTState.CurPosition != ~0U; }
370  void forwardVPTPosition() {
371  if (!inVPTBlock()) return;
372  unsigned TZ = countTrailingZeros(VPTState.Mask);
373  if (++VPTState.CurPosition == 5 - TZ)
374  VPTState.CurPosition = ~0U;
375  }
376 
377  void Note(SMLoc L, const Twine &Msg, SMRange Range = None) {
378  return getParser().Note(L, Msg, Range);
379  }
380 
381  bool Warning(SMLoc L, const Twine &Msg, SMRange Range = None) {
382  return getParser().Warning(L, Msg, Range);
383  }
384 
385  bool Error(SMLoc L, const Twine &Msg, SMRange Range = None) {
386  return getParser().Error(L, Msg, Range);
387  }
388 
389  bool validatetLDMRegList(const MCInst &Inst, const OperandVector &Operands,
390  unsigned ListNo, bool IsARPop = false);
391  bool validatetSTMRegList(const MCInst &Inst, const OperandVector &Operands,
392  unsigned ListNo);
393 
394  int tryParseRegister();
395  bool tryParseRegisterWithWriteBack(OperandVector &);
396  int tryParseShiftRegister(OperandVector &);
397  bool parseRegisterList(OperandVector &, bool EnforceOrder = true);
398  bool parseMemory(OperandVector &);
399  bool parseOperand(OperandVector &, StringRef Mnemonic);
400  bool parsePrefix(ARMMCExpr::VariantKind &RefKind);
401  bool parseMemRegOffsetShift(ARM_AM::ShiftOpc &ShiftType,
402  unsigned &ShiftAmount);
403  bool parseLiteralValues(unsigned Size, SMLoc L);
404  bool parseDirectiveThumb(SMLoc L);
405  bool parseDirectiveARM(SMLoc L);
406  bool parseDirectiveThumbFunc(SMLoc L);
407  bool parseDirectiveCode(SMLoc L);
408  bool parseDirectiveSyntax(SMLoc L);
409  bool parseDirectiveReq(StringRef Name, SMLoc L);
410  bool parseDirectiveUnreq(SMLoc L);
411  bool parseDirectiveArch(SMLoc L);
412  bool parseDirectiveEabiAttr(SMLoc L);
413  bool parseDirectiveCPU(SMLoc L);
414  bool parseDirectiveFPU(SMLoc L);
415  bool parseDirectiveFnStart(SMLoc L);
416  bool parseDirectiveFnEnd(SMLoc L);
417  bool parseDirectiveCantUnwind(SMLoc L);
418  bool parseDirectivePersonality(SMLoc L);
419  bool parseDirectiveHandlerData(SMLoc L);
420  bool parseDirectiveSetFP(SMLoc L);
421  bool parseDirectivePad(SMLoc L);
422  bool parseDirectiveRegSave(SMLoc L, bool IsVector);
423  bool parseDirectiveInst(SMLoc L, char Suffix = '\0');
424  bool parseDirectiveLtorg(SMLoc L);
425  bool parseDirectiveEven(SMLoc L);
426  bool parseDirectivePersonalityIndex(SMLoc L);
427  bool parseDirectiveUnwindRaw(SMLoc L);
428  bool parseDirectiveTLSDescSeq(SMLoc L);
429  bool parseDirectiveMovSP(SMLoc L);
430  bool parseDirectiveObjectArch(SMLoc L);
431  bool parseDirectiveArchExtension(SMLoc L);
432  bool parseDirectiveAlign(SMLoc L);
433  bool parseDirectiveThumbSet(SMLoc L);
434 
435  bool isMnemonicVPTPredicable(StringRef Mnemonic, StringRef ExtraToken);
436  StringRef splitMnemonic(StringRef Mnemonic, StringRef ExtraToken,
437  unsigned &PredicationCode,
438  unsigned &VPTPredicationCode, bool &CarrySetting,
439  unsigned &ProcessorIMod, StringRef &ITMask);
440  void getMnemonicAcceptInfo(StringRef Mnemonic, StringRef ExtraToken,
441  StringRef FullInst, bool &CanAcceptCarrySet,
442  bool &CanAcceptPredicationCode,
443  bool &CanAcceptVPTPredicationCode);
444 
445  void tryConvertingToTwoOperandForm(StringRef Mnemonic, bool CarrySetting,
446  OperandVector &Operands);
447  bool isThumb() const {
448  // FIXME: Can tablegen auto-generate this?
449  return getSTI().getFeatureBits()[ARM::ModeThumb];
450  }
451 
452  bool isThumbOne() const {
453  return isThumb() && !getSTI().getFeatureBits()[ARM::FeatureThumb2];
454  }
455 
456  bool isThumbTwo() const {
457  return isThumb() && getSTI().getFeatureBits()[ARM::FeatureThumb2];
458  }
459 
460  bool hasThumb() const {
461  return getSTI().getFeatureBits()[ARM::HasV4TOps];
462  }
463 
464  bool hasThumb2() const {
465  return getSTI().getFeatureBits()[ARM::FeatureThumb2];
466  }
467 
468  bool hasV6Ops() const {
469  return getSTI().getFeatureBits()[ARM::HasV6Ops];
470  }
471 
472  bool hasV6T2Ops() const {
473  return getSTI().getFeatureBits()[ARM::HasV6T2Ops];
474  }
475 
476  bool hasV6MOps() const {
477  return getSTI().getFeatureBits()[ARM::HasV6MOps];
478  }
479 
480  bool hasV7Ops() const {
481  return getSTI().getFeatureBits()[ARM::HasV7Ops];
482  }
483 
484  bool hasV8Ops() const {
485  return getSTI().getFeatureBits()[ARM::HasV8Ops];
486  }
487 
488  bool hasV8MBaseline() const {
489  return getSTI().getFeatureBits()[ARM::HasV8MBaselineOps];
490  }
491 
492  bool hasV8MMainline() const {
493  return getSTI().getFeatureBits()[ARM::HasV8MMainlineOps];
494  }
495  bool hasV8_1MMainline() const {
496  return getSTI().getFeatureBits()[ARM::HasV8_1MMainlineOps];
497  }
498  bool hasMVE() const {
499  return getSTI().getFeatureBits()[ARM::HasMVEIntegerOps];
500  }
501  bool hasMVEFloat() const {
502  return getSTI().getFeatureBits()[ARM::HasMVEFloatOps];
503  }
504  bool has8MSecExt() const {
505  return getSTI().getFeatureBits()[ARM::Feature8MSecExt];
506  }
507 
508  bool hasARM() const {
509  return !getSTI().getFeatureBits()[ARM::FeatureNoARM];
510  }
511 
512  bool hasDSP() const {
513  return getSTI().getFeatureBits()[ARM::FeatureDSP];
514  }
515 
516  bool hasD32() const {
517  return getSTI().getFeatureBits()[ARM::FeatureD32];
518  }
519 
520  bool hasV8_1aOps() const {
521  return getSTI().getFeatureBits()[ARM::HasV8_1aOps];
522  }
523 
524  bool hasRAS() const {
525  return getSTI().getFeatureBits()[ARM::FeatureRAS];
526  }
527 
528  void SwitchMode() {
529  MCSubtargetInfo &STI = copySTI();
530  auto FB = ComputeAvailableFeatures(STI.ToggleFeature(ARM::ModeThumb));
531  setAvailableFeatures(FB);
532  }
533 
534  void FixModeAfterArchChange(bool WasThumb, SMLoc Loc);
535 
536  bool isMClass() const {
537  return getSTI().getFeatureBits()[ARM::FeatureMClass];
538  }
539 
540  /// @name Auto-generated Match Functions
541  /// {
542 
543 #define GET_ASSEMBLER_HEADER
544 #include "ARMGenAsmMatcher.inc"
545 
546  /// }
547 
548  OperandMatchResultTy parseITCondCode(OperandVector &);
549  OperandMatchResultTy parseCoprocNumOperand(OperandVector &);
550  OperandMatchResultTy parseCoprocRegOperand(OperandVector &);
551  OperandMatchResultTy parseCoprocOptionOperand(OperandVector &);
552  OperandMatchResultTy parseMemBarrierOptOperand(OperandVector &);
553  OperandMatchResultTy parseTraceSyncBarrierOptOperand(OperandVector &);
554  OperandMatchResultTy parseInstSyncBarrierOptOperand(OperandVector &);
555  OperandMatchResultTy parseProcIFlagsOperand(OperandVector &);
556  OperandMatchResultTy parseMSRMaskOperand(OperandVector &);
557  OperandMatchResultTy parseBankedRegOperand(OperandVector &);
558  OperandMatchResultTy parsePKHImm(OperandVector &O, StringRef Op, int Low,
559  int High);
560  OperandMatchResultTy parsePKHLSLImm(OperandVector &O) {
561  return parsePKHImm(O, "lsl", 0, 31);
562  }
563  OperandMatchResultTy parsePKHASRImm(OperandVector &O) {
564  return parsePKHImm(O, "asr", 1, 32);
565  }
566  OperandMatchResultTy parseSetEndImm(OperandVector &);
567  OperandMatchResultTy parseShifterImm(OperandVector &);
568  OperandMatchResultTy parseRotImm(OperandVector &);
569  OperandMatchResultTy parseModImm(OperandVector &);
570  OperandMatchResultTy parseBitfield(OperandVector &);
571  OperandMatchResultTy parsePostIdxReg(OperandVector &);
572  OperandMatchResultTy parseAM3Offset(OperandVector &);
573  OperandMatchResultTy parseFPImm(OperandVector &);
574  OperandMatchResultTy parseVectorList(OperandVector &);
575  OperandMatchResultTy parseVectorLane(VectorLaneTy &LaneKind, unsigned &Index,
576  SMLoc &EndLoc);
577 
578  // Asm Match Converter Methods
579  void cvtThumbMultiply(MCInst &Inst, const OperandVector &);
580  void cvtThumbBranches(MCInst &Inst, const OperandVector &);
581  void cvtMVEVMOVQtoDReg(MCInst &Inst, const OperandVector &);
582 
583  bool validateInstruction(MCInst &Inst, const OperandVector &Ops);
584  bool processInstruction(MCInst &Inst, const OperandVector &Ops, MCStreamer &Out);
585  bool shouldOmitCCOutOperand(StringRef Mnemonic, OperandVector &Operands);
586  bool shouldOmitPredicateOperand(StringRef Mnemonic, OperandVector &Operands);
587  bool shouldOmitVectorPredicateOperand(StringRef Mnemonic, OperandVector &Operands);
588  bool isITBlockTerminator(MCInst &Inst) const;
589  void fixupGNULDRDAlias(StringRef Mnemonic, OperandVector &Operands);
590  bool validateLDRDSTRD(MCInst &Inst, const OperandVector &Operands,
591  bool Load, bool ARMMode, bool Writeback);
592 
593 public:
594  enum ARMMatchResultTy {
595  Match_RequiresITBlock = FIRST_TARGET_MATCH_RESULT_TY,
596  Match_RequiresNotITBlock,
597  Match_RequiresV6,
598  Match_RequiresThumb2,
599  Match_RequiresV8,
600  Match_RequiresFlagSetting,
601 #define GET_OPERAND_DIAGNOSTIC_TYPES
602 #include "ARMGenAsmMatcher.inc"
603 
604  };
605 
606  ARMAsmParser(const MCSubtargetInfo &STI, MCAsmParser &Parser,
607  const MCInstrInfo &MII, const MCTargetOptions &Options)
608  : MCTargetAsmParser(Options, STI, MII), UC(Parser) {
610 
611  // Cache the MCRegisterInfo.
612  MRI = getContext().getRegisterInfo();
613 
614  // Initialize the set of available features.
615  setAvailableFeatures(ComputeAvailableFeatures(STI.getFeatureBits()));
616 
617  // Add build attributes based on the selected target.
618  if (AddBuildAttributes)
619  getTargetStreamer().emitTargetAttributes(STI);
620 
621  // Not in an ITBlock to start with.
622  ITState.CurPosition = ~0U;
623 
624  VPTState.CurPosition = ~0U;
625 
626  NextSymbolIsThumb = false;
627  }
628 
629  // Implementation of the MCTargetAsmParser interface:
630  bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) override;
631  bool ParseInstruction(ParseInstructionInfo &Info, StringRef Name,
632  SMLoc NameLoc, OperandVector &Operands) override;
633  bool ParseDirective(AsmToken DirectiveID) override;
634 
635  unsigned validateTargetOperandClass(MCParsedAsmOperand &Op,
636  unsigned Kind) override;
637  unsigned checkTargetMatchPredicate(MCInst &Inst) override;
638 
639  bool MatchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode,
640  OperandVector &Operands, MCStreamer &Out,
641  uint64_t &ErrorInfo,
642  bool MatchingInlineAsm) override;
643  unsigned MatchInstruction(OperandVector &Operands, MCInst &Inst,
644  SmallVectorImpl<NearMissInfo> &NearMisses,
645  bool MatchingInlineAsm, bool &EmitInITBlock,
646  MCStreamer &Out);
647 
648  struct NearMissMessage {
649  SMLoc Loc;
650  SmallString<128> Message;
651  };
652 
653  const char *getCustomOperandDiag(ARMMatchResultTy MatchError);
654 
655  void FilterNearMisses(SmallVectorImpl<NearMissInfo> &NearMissesIn,
656  SmallVectorImpl<NearMissMessage> &NearMissesOut,
657  SMLoc IDLoc, OperandVector &Operands);
658  void ReportNearMisses(SmallVectorImpl<NearMissInfo> &NearMisses, SMLoc IDLoc,
659  OperandVector &Operands);
660 
661  void doBeforeLabelEmit(MCSymbol *Symbol) override;
662 
663  void onLabelParsed(MCSymbol *Symbol) override;
664 };
665 
666 /// ARMOperand - Instances of this class represent a parsed ARM machine
667 /// operand.
668 class ARMOperand : public MCParsedAsmOperand {
669  enum KindTy {
670  k_CondCode,
671  k_VPTPred,
672  k_CCOut,
673  k_ITCondMask,
674  k_CoprocNum,
675  k_CoprocReg,
676  k_CoprocOption,
677  k_Immediate,
678  k_MemBarrierOpt,
679  k_InstSyncBarrierOpt,
680  k_TraceSyncBarrierOpt,
681  k_Memory,
682  k_PostIndexRegister,
683  k_MSRMask,
684  k_BankedReg,
685  k_ProcIFlags,
686  k_VectorIndex,
687  k_Register,
688  k_RegisterList,
689  k_RegisterListWithAPSR,
690  k_DPRRegisterList,
691  k_SPRRegisterList,
692  k_FPSRegisterListWithVPR,
693  k_FPDRegisterListWithVPR,
694  k_VectorList,
695  k_VectorListAllLanes,
696  k_VectorListIndexed,
697  k_ShiftedRegister,
698  k_ShiftedImmediate,
699  k_ShifterImmediate,
700  k_RotateImmediate,
701  k_ModifiedImmediate,
702  k_ConstantPoolImmediate,
703  k_BitfieldDescriptor,
704  k_Token,
705  } Kind;
706 
707  SMLoc StartLoc, EndLoc, AlignmentLoc;
709 
710  struct CCOp {
711  ARMCC::CondCodes Val;
712  };
713 
714  struct VCCOp {
715  ARMVCC::VPTCodes Val;
716  };
717 
718  struct CopOp {
719  unsigned Val;
720  };
721 
722  struct CoprocOptionOp {
723  unsigned Val;
724  };
725 
726  struct ITMaskOp {
727  unsigned Mask:4;
728  };
729 
730  struct MBOptOp {
731  ARM_MB::MemBOpt Val;
732  };
733 
734  struct ISBOptOp {
736  };
737 
738  struct TSBOptOp {
740  };
741 
742  struct IFlagsOp {
743  ARM_PROC::IFlags Val;
744  };
745 
746  struct MMaskOp {
747  unsigned Val;
748  };
749 
750  struct BankedRegOp {
751  unsigned Val;
752  };
753 
754  struct TokOp {
755  const char *Data;
756  unsigned Length;
757  };
758 
759  struct RegOp {
760  unsigned RegNum;
761  };
762 
763  // A vector register list is a sequential list of 1 to 4 registers.
764  struct VectorListOp {
765  unsigned RegNum;
766  unsigned Count;
767  unsigned LaneIndex;
768  bool isDoubleSpaced;
769  };
770 
771  struct VectorIndexOp {
772  unsigned Val;
773  };
774 
775  struct ImmOp {
776  const MCExpr *Val;
777  };
778 
779  /// Combined record for all forms of ARM address expressions.
780  struct MemoryOp {
781  unsigned BaseRegNum;
782  // Offset is in OffsetReg or OffsetImm. If both are zero, no offset
783  // was specified.
784  const MCConstantExpr *OffsetImm; // Offset immediate value
785  unsigned OffsetRegNum; // Offset register num, when OffsetImm == NULL
786  ARM_AM::ShiftOpc ShiftType; // Shift type for OffsetReg
787  unsigned ShiftImm; // shift for OffsetReg.
788  unsigned Alignment; // 0 = no alignment specified
789  // n = alignment in bytes (2, 4, 8, 16, or 32)
790  unsigned isNegative : 1; // Negated OffsetReg? (~'U' bit)
791  };
792 
793  struct PostIdxRegOp {
794  unsigned RegNum;
795  bool isAdd;
796  ARM_AM::ShiftOpc ShiftTy;
797  unsigned ShiftImm;
798  };
799 
800  struct ShifterImmOp {
801  bool isASR;
802  unsigned Imm;
803  };
804 
805  struct RegShiftedRegOp {
806  ARM_AM::ShiftOpc ShiftTy;
807  unsigned SrcReg;
808  unsigned ShiftReg;
809  unsigned ShiftImm;
810  };
811 
812  struct RegShiftedImmOp {
813  ARM_AM::ShiftOpc ShiftTy;
814  unsigned SrcReg;
815  unsigned ShiftImm;
816  };
817 
818  struct RotImmOp {
819  unsigned Imm;
820  };
821 
822  struct ModImmOp {
823  unsigned Bits;
824  unsigned Rot;
825  };
826 
827  struct BitfieldOp {
828  unsigned LSB;
829  unsigned Width;
830  };
831 
832  union {
833  struct CCOp CC;
834  struct VCCOp VCC;
835  struct CopOp Cop;
836  struct CoprocOptionOp CoprocOption;
837  struct MBOptOp MBOpt;
838  struct ISBOptOp ISBOpt;
839  struct TSBOptOp TSBOpt;
840  struct ITMaskOp ITMask;
841  struct IFlagsOp IFlags;
842  struct MMaskOp MMask;
843  struct BankedRegOp BankedReg;
844  struct TokOp Tok;
845  struct RegOp Reg;
846  struct VectorListOp VectorList;
847  struct VectorIndexOp VectorIndex;
848  struct ImmOp Imm;
849  struct MemoryOp Memory;
850  struct PostIdxRegOp PostIdxReg;
851  struct ShifterImmOp ShifterImm;
852  struct RegShiftedRegOp RegShiftedReg;
853  struct RegShiftedImmOp RegShiftedImm;
854  struct RotImmOp RotImm;
855  struct ModImmOp ModImm;
856  struct BitfieldOp Bitfield;
857  };
858 
859 public:
860  ARMOperand(KindTy K) : MCParsedAsmOperand(), Kind(K) {}
861 
862  /// getStartLoc - Get the location of the first token of this operand.
863  SMLoc getStartLoc() const override { return StartLoc; }
864 
865  /// getEndLoc - Get the location of the last token of this operand.
866  SMLoc getEndLoc() const override { return EndLoc; }
867 
868  /// getLocRange - Get the range between the first and last token of this
869  /// operand.
870  SMRange getLocRange() const { return SMRange(StartLoc, EndLoc); }
871 
872  /// getAlignmentLoc - Get the location of the Alignment token of this operand.
873  SMLoc getAlignmentLoc() const {
874  assert(Kind == k_Memory && "Invalid access!");
875  return AlignmentLoc;
876  }
877 
878  ARMCC::CondCodes getCondCode() const {
879  assert(Kind == k_CondCode && "Invalid access!");
880  return CC.Val;
881  }
882 
883  ARMVCC::VPTCodes getVPTPred() const {
884  assert(isVPTPred() && "Invalid access!");
885  return VCC.Val;
886  }
887 
888  unsigned getCoproc() const {
889  assert((Kind == k_CoprocNum || Kind == k_CoprocReg) && "Invalid access!");
890  return Cop.Val;
891  }
892 
893  StringRef getToken() const {
894  assert(Kind == k_Token && "Invalid access!");
895  return StringRef(Tok.Data, Tok.Length);
896  }
897 
898  unsigned getReg() const override {
899  assert((Kind == k_Register || Kind == k_CCOut) && "Invalid access!");
900  return Reg.RegNum;
901  }
902 
903  const SmallVectorImpl<unsigned> &getRegList() const {
904  assert((Kind == k_RegisterList || Kind == k_RegisterListWithAPSR ||
905  Kind == k_DPRRegisterList || Kind == k_SPRRegisterList ||
906  Kind == k_FPSRegisterListWithVPR ||
907  Kind == k_FPDRegisterListWithVPR) &&
908  "Invalid access!");
909  return Registers;
910  }
911 
912  const MCExpr *getImm() const {
913  assert(isImm() && "Invalid access!");
914  return Imm.Val;
915  }
916 
917  const MCExpr *getConstantPoolImm() const {
918  assert(isConstantPoolImm() && "Invalid access!");
919  return Imm.Val;
920  }
921 
922  unsigned getVectorIndex() const {
923  assert(Kind == k_VectorIndex && "Invalid access!");
924  return VectorIndex.Val;
925  }
926 
927  ARM_MB::MemBOpt getMemBarrierOpt() const {
928  assert(Kind == k_MemBarrierOpt && "Invalid access!");
929  return MBOpt.Val;
930  }
931 
932  ARM_ISB::InstSyncBOpt getInstSyncBarrierOpt() const {
933  assert(Kind == k_InstSyncBarrierOpt && "Invalid access!");
934  return ISBOpt.Val;
935  }
936 
937  ARM_TSB::TraceSyncBOpt getTraceSyncBarrierOpt() const {
938  assert(Kind == k_TraceSyncBarrierOpt && "Invalid access!");
939  return TSBOpt.Val;
940  }
941 
942  ARM_PROC::IFlags getProcIFlags() const {
943  assert(Kind == k_ProcIFlags && "Invalid access!");
944  return IFlags.Val;
945  }
946 
947  unsigned getMSRMask() const {
948  assert(Kind == k_MSRMask && "Invalid access!");
949  return MMask.Val;
950  }
951 
952  unsigned getBankedReg() const {
953  assert(Kind == k_BankedReg && "Invalid access!");
954  return BankedReg.Val;
955  }
956 
957  bool isCoprocNum() const { return Kind == k_CoprocNum; }
958  bool isCoprocReg() const { return Kind == k_CoprocReg; }
959  bool isCoprocOption() const { return Kind == k_CoprocOption; }
960  bool isCondCode() const { return Kind == k_CondCode; }
961  bool isVPTPred() const { return Kind == k_VPTPred; }
962  bool isCCOut() const { return Kind == k_CCOut; }
963  bool isITMask() const { return Kind == k_ITCondMask; }
964  bool isITCondCode() const { return Kind == k_CondCode; }
965  bool isImm() const override {
966  return Kind == k_Immediate;
967  }
968 
969  bool isARMBranchTarget() const {
970  if (!isImm()) return false;
971 
972  if (const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm()))
973  return CE->getValue() % 4 == 0;
974  return true;
975  }
976 
977 
978  bool isThumbBranchTarget() const {
979  if (!isImm()) return false;
980 
981  if (const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm()))
982  return CE->getValue() % 2 == 0;
983  return true;
984  }
985 
986  // checks whether this operand is an unsigned offset which fits is a field
987  // of specified width and scaled by a specific number of bits
988  template<unsigned width, unsigned scale>
989  bool isUnsignedOffset() const {
990  if (!isImm()) return false;
991  if (isa<MCSymbolRefExpr>(Imm.Val)) return true;
992  if (const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Imm.Val)) {
993  int64_t Val = CE->getValue();
994  int64_t Align = 1LL << scale;
995  int64_t Max = Align * ((1LL << width) - 1);
996  return ((Val % Align) == 0) && (Val >= 0) && (Val <= Max);
997  }
998  return false;
999  }
1000 
1001  // checks whether this operand is an signed offset which fits is a field
1002  // of specified width and scaled by a specific number of bits
1003  template<unsigned width, unsigned scale>
1004  bool isSignedOffset() const {
1005  if (!isImm()) return false;
1006  if (isa<MCSymbolRefExpr>(Imm.Val)) return true;
1007  if (const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Imm.Val)) {
1008  int64_t Val = CE->getValue();
1009  int64_t Align = 1LL << scale;
1010  int64_t Max = Align * ((1LL << (width-1)) - 1);
1011  int64_t Min = -Align * (1LL << (width-1));
1012  return ((Val % Align) == 0) && (Val >= Min) && (Val <= Max);
1013  }
1014  return false;
1015  }
1016 
1017  // checks whether this operand is an offset suitable for the LE /
1018  // LETP instructions in Arm v8.1M
1019  bool isLEOffset() const {
1020  if (!isImm()) return false;
1021  if (isa<MCSymbolRefExpr>(Imm.Val)) return true;
1022  if (const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Imm.Val)) {
1023  int64_t Val = CE->getValue();
1024  return Val < 0 && Val >= -4094 && (Val & 1) == 0;
1025  }
1026  return false;
1027  }
1028 
1029  // checks whether this operand is a memory operand computed as an offset
1030  // applied to PC. the offset may have 8 bits of magnitude and is represented
1031  // with two bits of shift. textually it may be either [pc, #imm], #imm or
1032  // relocable expression...
1033  bool isThumbMemPC() const {
1034  int64_t Val = 0;
1035  if (isImm()) {
1036  if (isa<MCSymbolRefExpr>(Imm.Val)) return true;
1037  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Imm.Val);
1038  if (!CE) return false;
1039  Val = CE->getValue();
1040  }
1041  else if (isGPRMem()) {
1042  if(!Memory.OffsetImm || Memory.OffsetRegNum) return false;
1043  if(Memory.BaseRegNum != ARM::PC) return false;
1044  Val = Memory.OffsetImm->getValue();
1045  }
1046  else return false;
1047  return ((Val % 4) == 0) && (Val >= 0) && (Val <= 1020);
1048  }
1049 
1050  bool isFPImm() const {
1051  if (!isImm()) return false;
1052  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1053  if (!CE) return false;
1054  int Val = ARM_AM::getFP32Imm(APInt(32, CE->getValue()));
1055  return Val != -1;
1056  }
1057 
1058  template<int64_t N, int64_t M>
1059  bool isImmediate() const {
1060  if (!isImm()) return false;
1061  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1062  if (!CE) return false;
1063  int64_t Value = CE->getValue();
1064  return Value >= N && Value <= M;
1065  }
1066 
1067  template<int64_t N, int64_t M>
1068  bool isImmediateS4() const {
1069  if (!isImm()) return false;
1070  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1071  if (!CE) return false;
1072  int64_t Value = CE->getValue();
1073  return ((Value & 3) == 0) && Value >= N && Value <= M;
1074  }
1075  template<int64_t N, int64_t M>
1076  bool isImmediateS2() const {
1077  if (!isImm()) return false;
1078  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1079  if (!CE) return false;
1080  int64_t Value = CE->getValue();
1081  return ((Value & 1) == 0) && Value >= N && Value <= M;
1082  }
1083  bool isFBits16() const {
1084  return isImmediate<0, 17>();
1085  }
1086  bool isFBits32() const {
1087  return isImmediate<1, 33>();
1088  }
1089  bool isImm8s4() const {
1090  return isImmediateS4<-1020, 1020>();
1091  }
1092  bool isImm7s4() const {
1093  return isImmediateS4<-508, 508>();
1094  }
1095  bool isImm7Shift0() const {
1096  return isImmediate<-127, 127>();
1097  }
1098  bool isImm7Shift1() const {
1099  return isImmediateS2<-255, 255>();
1100  }
1101  bool isImm7Shift2() const {
1102  return isImmediateS4<-511, 511>();
1103  }
1104  bool isImm7() const {
1105  return isImmediate<-127, 127>();
1106  }
1107  bool isImm0_1020s4() const {
1108  return isImmediateS4<0, 1020>();
1109  }
1110  bool isImm0_508s4() const {
1111  return isImmediateS4<0, 508>();
1112  }
1113  bool isImm0_508s4Neg() const {
1114  if (!isImm()) return false;
1115  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1116  if (!CE) return false;
1117  int64_t Value = -CE->getValue();
1118  // explicitly exclude zero. we want that to use the normal 0_508 version.
1119  return ((Value & 3) == 0) && Value > 0 && Value <= 508;
1120  }
1121 
1122  bool isImm0_4095Neg() const {
1123  if (!isImm()) return false;
1124  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1125  if (!CE) return false;
1126  // isImm0_4095Neg is used with 32-bit immediates only.
1127  // 32-bit immediates are zero extended to 64-bit when parsed,
1128  // thus simple -CE->getValue() results in a big negative number,
1129  // not a small positive number as intended
1130  if ((CE->getValue() >> 32) > 0) return false;
1131  uint32_t Value = -static_cast<uint32_t>(CE->getValue());
1132  return Value > 0 && Value < 4096;
1133  }
1134 
1135  bool isImm0_7() const {
1136  return isImmediate<0, 7>();
1137  }
1138 
1139  bool isImm1_16() const {
1140  return isImmediate<1, 16>();
1141  }
1142 
1143  bool isImm1_32() const {
1144  return isImmediate<1, 32>();
1145  }
1146 
1147  bool isImm8_255() const {
1148  return isImmediate<8, 255>();
1149  }
1150 
1151  bool isImm256_65535Expr() const {
1152  if (!isImm()) return false;
1153  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1154  // If it's not a constant expression, it'll generate a fixup and be
1155  // handled later.
1156  if (!CE) return true;
1157  int64_t Value = CE->getValue();
1158  return Value >= 256 && Value < 65536;
1159  }
1160 
1161  bool isImm0_65535Expr() const {
1162  if (!isImm()) return false;
1163  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1164  // If it's not a constant expression, it'll generate a fixup and be
1165  // handled later.
1166  if (!CE) return true;
1167  int64_t Value = CE->getValue();
1168  return Value >= 0 && Value < 65536;
1169  }
1170 
1171  bool isImm24bit() const {
1172  return isImmediate<0, 0xffffff + 1>();
1173  }
1174 
1175  bool isImmThumbSR() const {
1176  return isImmediate<1, 33>();
1177  }
1178 
1179  template<int shift>
1180  bool isExpImmValue(uint64_t Value) const {
1181  uint64_t mask = (1 << shift) - 1;
1182  if ((Value & mask) != 0 || (Value >> shift) > 0xff)
1183  return false;
1184  return true;
1185  }
1186 
1187  template<int shift>
1188  bool isExpImm() const {
1189  if (!isImm()) return false;
1190  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1191  if (!CE) return false;
1192 
1193  return isExpImmValue<shift>(CE->getValue());
1194  }
1195 
1196  template<int shift, int size>
1197  bool isInvertedExpImm() const {
1198  if (!isImm()) return false;
1199  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1200  if (!CE) return false;
1201 
1202  uint64_t OriginalValue = CE->getValue();
1203  uint64_t InvertedValue = OriginalValue ^ (((uint64_t)1 << size) - 1);
1204  return isExpImmValue<shift>(InvertedValue);
1205  }
1206 
1207  bool isPKHLSLImm() const {
1208  return isImmediate<0, 32>();
1209  }
1210 
1211  bool isPKHASRImm() const {
1212  return isImmediate<0, 33>();
1213  }
1214 
1215  bool isAdrLabel() const {
1216  // If we have an immediate that's not a constant, treat it as a label
1217  // reference needing a fixup.
1218  if (isImm() && !isa<MCConstantExpr>(getImm()))
1219  return true;
1220 
1221  // If it is a constant, it must fit into a modified immediate encoding.
1222  if (!isImm()) return false;
1223  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1224  if (!CE) return false;
1225  int64_t Value = CE->getValue();
1226  return (ARM_AM::getSOImmVal(Value) != -1 ||
1227  ARM_AM::getSOImmVal(-Value) != -1);
1228  }
1229 
1230  bool isT2SOImm() const {
1231  // If we have an immediate that's not a constant, treat it as an expression
1232  // needing a fixup.
1233  if (isImm() && !isa<MCConstantExpr>(getImm())) {
1234  // We want to avoid matching :upper16: and :lower16: as we want these
1235  // expressions to match in isImm0_65535Expr()
1236  const ARMMCExpr *ARM16Expr = dyn_cast<ARMMCExpr>(getImm());
1237  return (!ARM16Expr || (ARM16Expr->getKind() != ARMMCExpr::VK_ARM_HI16 &&
1238  ARM16Expr->getKind() != ARMMCExpr::VK_ARM_LO16));
1239  }
1240  if (!isImm()) return false;
1241  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1242  if (!CE) return false;
1243  int64_t Value = CE->getValue();
1244  return ARM_AM::getT2SOImmVal(Value) != -1;
1245  }
1246 
1247  bool isT2SOImmNot() const {
1248  if (!isImm()) return false;
1249  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1250  if (!CE) return false;
1251  int64_t Value = CE->getValue();
1252  return ARM_AM::getT2SOImmVal(Value) == -1 &&
1253  ARM_AM::getT2SOImmVal(~Value) != -1;
1254  }
1255 
1256  bool isT2SOImmNeg() const {
1257  if (!isImm()) return false;
1258  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1259  if (!CE) return false;
1260  int64_t Value = CE->getValue();
1261  // Only use this when not representable as a plain so_imm.
1262  return ARM_AM::getT2SOImmVal(Value) == -1 &&
1263  ARM_AM::getT2SOImmVal(-Value) != -1;
1264  }
1265 
1266  bool isSetEndImm() const {
1267  if (!isImm()) return false;
1268  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1269  if (!CE) return false;
1270  int64_t Value = CE->getValue();
1271  return Value == 1 || Value == 0;
1272  }
1273 
1274  bool isReg() const override { return Kind == k_Register; }
1275  bool isRegList() const { return Kind == k_RegisterList; }
1276  bool isRegListWithAPSR() const {
1277  return Kind == k_RegisterListWithAPSR || Kind == k_RegisterList;
1278  }
1279  bool isDPRRegList() const { return Kind == k_DPRRegisterList; }
1280  bool isSPRRegList() const { return Kind == k_SPRRegisterList; }
1281  bool isFPSRegListWithVPR() const { return Kind == k_FPSRegisterListWithVPR; }
1282  bool isFPDRegListWithVPR() const { return Kind == k_FPDRegisterListWithVPR; }
1283  bool isToken() const override { return Kind == k_Token; }
1284  bool isMemBarrierOpt() const { return Kind == k_MemBarrierOpt; }
1285  bool isInstSyncBarrierOpt() const { return Kind == k_InstSyncBarrierOpt; }
1286  bool isTraceSyncBarrierOpt() const { return Kind == k_TraceSyncBarrierOpt; }
1287  bool isMem() const override {
1288  return isGPRMem() || isMVEMem();
1289  }
1290  bool isMVEMem() const {
1291  if (Kind != k_Memory)
1292  return false;
1293  if (Memory.BaseRegNum &&
1294  !ARMMCRegisterClasses[ARM::GPRRegClassID].contains(Memory.BaseRegNum) &&
1295  !ARMMCRegisterClasses[ARM::MQPRRegClassID].contains(Memory.BaseRegNum))
1296  return false;
1297  if (Memory.OffsetRegNum &&
1298  !ARMMCRegisterClasses[ARM::MQPRRegClassID].contains(
1299  Memory.OffsetRegNum))
1300  return false;
1301  return true;
1302  }
1303  bool isGPRMem() const {
1304  if (Kind != k_Memory)
1305  return false;
1306  if (Memory.BaseRegNum &&
1307  !ARMMCRegisterClasses[ARM::GPRRegClassID].contains(Memory.BaseRegNum))
1308  return false;
1309  if (Memory.OffsetRegNum &&
1310  !ARMMCRegisterClasses[ARM::GPRRegClassID].contains(Memory.OffsetRegNum))
1311  return false;
1312  return true;
1313  }
1314  bool isShifterImm() const { return Kind == k_ShifterImmediate; }
1315  bool isRegShiftedReg() const {
1316  return Kind == k_ShiftedRegister &&
1317  ARMMCRegisterClasses[ARM::GPRRegClassID].contains(
1318  RegShiftedReg.SrcReg) &&
1319  ARMMCRegisterClasses[ARM::GPRRegClassID].contains(
1320  RegShiftedReg.ShiftReg);
1321  }
1322  bool isRegShiftedImm() const {
1323  return Kind == k_ShiftedImmediate &&
1324  ARMMCRegisterClasses[ARM::GPRRegClassID].contains(
1325  RegShiftedImm.SrcReg);
1326  }
1327  bool isRotImm() const { return Kind == k_RotateImmediate; }
1328 
1329  template<unsigned Min, unsigned Max>
1330  bool isPowerTwoInRange() const {
1331  if (!isImm()) return false;
1332  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1333  if (!CE) return false;
1334  int64_t Value = CE->getValue();
1335  return Value > 0 && countPopulation((uint64_t)Value) == 1 &&
1336  Value >= Min && Value <= Max;
1337  }
1338  bool isModImm() const { return Kind == k_ModifiedImmediate; }
1339 
1340  bool isModImmNot() const {
1341  if (!isImm()) return false;
1342  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1343  if (!CE) return false;
1344  int64_t Value = CE->getValue();
1345  return ARM_AM::getSOImmVal(~Value) != -1;
1346  }
1347 
1348  bool isModImmNeg() const {
1349  if (!isImm()) return false;
1350  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1351  if (!CE) return false;
1352  int64_t Value = CE->getValue();
1353  return ARM_AM::getSOImmVal(Value) == -1 &&
1354  ARM_AM::getSOImmVal(-Value) != -1;
1355  }
1356 
1357  bool isThumbModImmNeg1_7() const {
1358  if (!isImm()) return false;
1359  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1360  if (!CE) return false;
1361  int32_t Value = -(int32_t)CE->getValue();
1362  return 0 < Value && Value < 8;
1363  }
1364 
1365  bool isThumbModImmNeg8_255() const {
1366  if (!isImm()) return false;
1367  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1368  if (!CE) return false;
1369  int32_t Value = -(int32_t)CE->getValue();
1370  return 7 < Value && Value < 256;
1371  }
1372 
1373  bool isConstantPoolImm() const { return Kind == k_ConstantPoolImmediate; }
1374  bool isBitfield() const { return Kind == k_BitfieldDescriptor; }
1375  bool isPostIdxRegShifted() const {
1376  return Kind == k_PostIndexRegister &&
1377  ARMMCRegisterClasses[ARM::GPRRegClassID].contains(PostIdxReg.RegNum);
1378  }
1379  bool isPostIdxReg() const {
1380  return isPostIdxRegShifted() && PostIdxReg.ShiftTy == ARM_AM::no_shift;
1381  }
1382  bool isMemNoOffset(bool alignOK = false, unsigned Alignment = 0) const {
1383  if (!isGPRMem())
1384  return false;
1385  // No offset of any kind.
1386  return Memory.OffsetRegNum == 0 && Memory.OffsetImm == nullptr &&
1387  (alignOK || Memory.Alignment == Alignment);
1388  }
1389  bool isMemNoOffsetT2(bool alignOK = false, unsigned Alignment = 0) const {
1390  if (!isGPRMem())
1391  return false;
1392 
1393  if (!ARMMCRegisterClasses[ARM::GPRnopcRegClassID].contains(
1394  Memory.BaseRegNum))
1395  return false;
1396 
1397  // No offset of any kind.
1398  return Memory.OffsetRegNum == 0 && Memory.OffsetImm == nullptr &&
1399  (alignOK || Memory.Alignment == Alignment);
1400  }
1401  bool isMemNoOffsetT2NoSp(bool alignOK = false, unsigned Alignment = 0) const {
1402  if (!isGPRMem())
1403  return false;
1404 
1405  if (!ARMMCRegisterClasses[ARM::rGPRRegClassID].contains(
1406  Memory.BaseRegNum))
1407  return false;
1408 
1409  // No offset of any kind.
1410  return Memory.OffsetRegNum == 0 && Memory.OffsetImm == nullptr &&
1411  (alignOK || Memory.Alignment == Alignment);
1412  }
1413  bool isMemNoOffsetT(bool alignOK = false, unsigned Alignment = 0) const {
1414  if (!isGPRMem())
1415  return false;
1416 
1417  if (!ARMMCRegisterClasses[ARM::tGPRRegClassID].contains(
1418  Memory.BaseRegNum))
1419  return false;
1420 
1421  // No offset of any kind.
1422  return Memory.OffsetRegNum == 0 && Memory.OffsetImm == nullptr &&
1423  (alignOK || Memory.Alignment == Alignment);
1424  }
1425  bool isMemPCRelImm12() const {
1426  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0)
1427  return false;
1428  // Base register must be PC.
1429  if (Memory.BaseRegNum != ARM::PC)
1430  return false;
1431  // Immediate offset in range [-4095, 4095].
1432  if (!Memory.OffsetImm) return true;
1433  int64_t Val = Memory.OffsetImm->getValue();
1434  return (Val > -4096 && Val < 4096) ||
1435  (Val == std::numeric_limits<int32_t>::min());
1436  }
1437 
1438  bool isAlignedMemory() const {
1439  return isMemNoOffset(true);
1440  }
1441 
1442  bool isAlignedMemoryNone() const {
1443  return isMemNoOffset(false, 0);
1444  }
1445 
1446  bool isDupAlignedMemoryNone() const {
1447  return isMemNoOffset(false, 0);
1448  }
1449 
1450  bool isAlignedMemory16() const {
1451  if (isMemNoOffset(false, 2)) // alignment in bytes for 16-bits is 2.
1452  return true;
1453  return isMemNoOffset(false, 0);
1454  }
1455 
1456  bool isDupAlignedMemory16() const {
1457  if (isMemNoOffset(false, 2)) // alignment in bytes for 16-bits is 2.
1458  return true;
1459  return isMemNoOffset(false, 0);
1460  }
1461 
1462  bool isAlignedMemory32() const {
1463  if (isMemNoOffset(false, 4)) // alignment in bytes for 32-bits is 4.
1464  return true;
1465  return isMemNoOffset(false, 0);
1466  }
1467 
1468  bool isDupAlignedMemory32() const {
1469  if (isMemNoOffset(false, 4)) // alignment in bytes for 32-bits is 4.
1470  return true;
1471  return isMemNoOffset(false, 0);
1472  }
1473 
1474  bool isAlignedMemory64() const {
1475  if (isMemNoOffset(false, 8)) // alignment in bytes for 64-bits is 8.
1476  return true;
1477  return isMemNoOffset(false, 0);
1478  }
1479 
1480  bool isDupAlignedMemory64() const {
1481  if (isMemNoOffset(false, 8)) // alignment in bytes for 64-bits is 8.
1482  return true;
1483  return isMemNoOffset(false, 0);
1484  }
1485 
1486  bool isAlignedMemory64or128() const {
1487  if (isMemNoOffset(false, 8)) // alignment in bytes for 64-bits is 8.
1488  return true;
1489  if (isMemNoOffset(false, 16)) // alignment in bytes for 128-bits is 16.
1490  return true;
1491  return isMemNoOffset(false, 0);
1492  }
1493 
1494  bool isDupAlignedMemory64or128() const {
1495  if (isMemNoOffset(false, 8)) // alignment in bytes for 64-bits is 8.
1496  return true;
1497  if (isMemNoOffset(false, 16)) // alignment in bytes for 128-bits is 16.
1498  return true;
1499  return isMemNoOffset(false, 0);
1500  }
1501 
1502  bool isAlignedMemory64or128or256() const {
1503  if (isMemNoOffset(false, 8)) // alignment in bytes for 64-bits is 8.
1504  return true;
1505  if (isMemNoOffset(false, 16)) // alignment in bytes for 128-bits is 16.
1506  return true;
1507  if (isMemNoOffset(false, 32)) // alignment in bytes for 256-bits is 32.
1508  return true;
1509  return isMemNoOffset(false, 0);
1510  }
1511 
1512  bool isAddrMode2() const {
1513  if (!isGPRMem() || Memory.Alignment != 0) return false;
1514  // Check for register offset.
1515  if (Memory.OffsetRegNum) return true;
1516  // Immediate offset in range [-4095, 4095].
1517  if (!Memory.OffsetImm) return true;
1518  int64_t Val = Memory.OffsetImm->getValue();
1519  return Val > -4096 && Val < 4096;
1520  }
1521 
1522  bool isAM2OffsetImm() const {
1523  if (!isImm()) return false;
1524  // Immediate offset in range [-4095, 4095].
1525  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1526  if (!CE) return false;
1527  int64_t Val = CE->getValue();
1528  return (Val == std::numeric_limits<int32_t>::min()) ||
1529  (Val > -4096 && Val < 4096);
1530  }
1531 
1532  bool isAddrMode3() const {
1533  // If we have an immediate that's not a constant, treat it as a label
1534  // reference needing a fixup. If it is a constant, it's something else
1535  // and we reject it.
1536  if (isImm() && !isa<MCConstantExpr>(getImm()))
1537  return true;
1538  if (!isGPRMem() || Memory.Alignment != 0) return false;
1539  // No shifts are legal for AM3.
1540  if (Memory.ShiftType != ARM_AM::no_shift) return false;
1541  // Check for register offset.
1542  if (Memory.OffsetRegNum) return true;
1543  // Immediate offset in range [-255, 255].
1544  if (!Memory.OffsetImm) return true;
1545  int64_t Val = Memory.OffsetImm->getValue();
1546  // The #-0 offset is encoded as std::numeric_limits<int32_t>::min(), and we
1547  // have to check for this too.
1548  return (Val > -256 && Val < 256) ||
1549  Val == std::numeric_limits<int32_t>::min();
1550  }
1551 
1552  bool isAM3Offset() const {
1553  if (isPostIdxReg())
1554  return true;
1555  if (!isImm())
1556  return false;
1557  // Immediate offset in range [-255, 255].
1558  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1559  if (!CE) return false;
1560  int64_t Val = CE->getValue();
1561  // Special case, #-0 is std::numeric_limits<int32_t>::min().
1562  return (Val > -256 && Val < 256) ||
1563  Val == std::numeric_limits<int32_t>::min();
1564  }
1565 
1566  bool isAddrMode5() const {
1567  // If we have an immediate that's not a constant, treat it as a label
1568  // reference needing a fixup. If it is a constant, it's something else
1569  // and we reject it.
1570  if (isImm() && !isa<MCConstantExpr>(getImm()))
1571  return true;
1572  if (!isGPRMem() || Memory.Alignment != 0) return false;
1573  // Check for register offset.
1574  if (Memory.OffsetRegNum) return false;
1575  // Immediate offset in range [-1020, 1020] and a multiple of 4.
1576  if (!Memory.OffsetImm) return true;
1577  int64_t Val = Memory.OffsetImm->getValue();
1578  return (Val >= -1020 && Val <= 1020 && ((Val & 3) == 0)) ||
1579  Val == std::numeric_limits<int32_t>::min();
1580  }
1581 
1582  bool isAddrMode5FP16() const {
1583  // If we have an immediate that's not a constant, treat it as a label
1584  // reference needing a fixup. If it is a constant, it's something else
1585  // and we reject it.
1586  if (isImm() && !isa<MCConstantExpr>(getImm()))
1587  return true;
1588  if (!isGPRMem() || Memory.Alignment != 0) return false;
1589  // Check for register offset.
1590  if (Memory.OffsetRegNum) return false;
1591  // Immediate offset in range [-510, 510] and a multiple of 2.
1592  if (!Memory.OffsetImm) return true;
1593  int64_t Val = Memory.OffsetImm->getValue();
1594  return (Val >= -510 && Val <= 510 && ((Val & 1) == 0)) ||
1595  Val == std::numeric_limits<int32_t>::min();
1596  }
1597 
1598  bool isMemTBB() const {
1599  if (!isGPRMem() || !Memory.OffsetRegNum || Memory.isNegative ||
1600  Memory.ShiftType != ARM_AM::no_shift || Memory.Alignment != 0)
1601  return false;
1602  return true;
1603  }
1604 
1605  bool isMemTBH() const {
1606  if (!isGPRMem() || !Memory.OffsetRegNum || Memory.isNegative ||
1607  Memory.ShiftType != ARM_AM::lsl || Memory.ShiftImm != 1 ||
1608  Memory.Alignment != 0 )
1609  return false;
1610  return true;
1611  }
1612 
1613  bool isMemRegOffset() const {
1614  if (!isGPRMem() || !Memory.OffsetRegNum || Memory.Alignment != 0)
1615  return false;
1616  return true;
1617  }
1618 
1619  bool isT2MemRegOffset() const {
1620  if (!isGPRMem() || !Memory.OffsetRegNum || Memory.isNegative ||
1621  Memory.Alignment != 0 || Memory.BaseRegNum == ARM::PC)
1622  return false;
1623  // Only lsl #{0, 1, 2, 3} allowed.
1624  if (Memory.ShiftType == ARM_AM::no_shift)
1625  return true;
1626  if (Memory.ShiftType != ARM_AM::lsl || Memory.ShiftImm > 3)
1627  return false;
1628  return true;
1629  }
1630 
1631  bool isMemThumbRR() const {
1632  // Thumb reg+reg addressing is simple. Just two registers, a base and
1633  // an offset. No shifts, negations or any other complicating factors.
1634  if (!isGPRMem() || !Memory.OffsetRegNum || Memory.isNegative ||
1635  Memory.ShiftType != ARM_AM::no_shift || Memory.Alignment != 0)
1636  return false;
1637  return isARMLowRegister(Memory.BaseRegNum) &&
1638  (!Memory.OffsetRegNum || isARMLowRegister(Memory.OffsetRegNum));
1639  }
1640 
1641  bool isMemThumbRIs4() const {
1642  if (!isGPRMem() || Memory.OffsetRegNum != 0 ||
1643  !isARMLowRegister(Memory.BaseRegNum) || Memory.Alignment != 0)
1644  return false;
1645  // Immediate offset, multiple of 4 in range [0, 124].
1646  if (!Memory.OffsetImm) return true;
1647  int64_t Val = Memory.OffsetImm->getValue();
1648  return Val >= 0 && Val <= 124 && (Val % 4) == 0;
1649  }
1650 
1651  bool isMemThumbRIs2() const {
1652  if (!isGPRMem() || Memory.OffsetRegNum != 0 ||
1653  !isARMLowRegister(Memory.BaseRegNum) || Memory.Alignment != 0)
1654  return false;
1655  // Immediate offset, multiple of 4 in range [0, 62].
1656  if (!Memory.OffsetImm) return true;
1657  int64_t Val = Memory.OffsetImm->getValue();
1658  return Val >= 0 && Val <= 62 && (Val % 2) == 0;
1659  }
1660 
1661  bool isMemThumbRIs1() const {
1662  if (!isGPRMem() || Memory.OffsetRegNum != 0 ||
1663  !isARMLowRegister(Memory.BaseRegNum) || Memory.Alignment != 0)
1664  return false;
1665  // Immediate offset in range [0, 31].
1666  if (!Memory.OffsetImm) return true;
1667  int64_t Val = Memory.OffsetImm->getValue();
1668  return Val >= 0 && Val <= 31;
1669  }
1670 
1671  bool isMemThumbSPI() const {
1672  if (!isGPRMem() || Memory.OffsetRegNum != 0 ||
1673  Memory.BaseRegNum != ARM::SP || Memory.Alignment != 0)
1674  return false;
1675  // Immediate offset, multiple of 4 in range [0, 1020].
1676  if (!Memory.OffsetImm) return true;
1677  int64_t Val = Memory.OffsetImm->getValue();
1678  return Val >= 0 && Val <= 1020 && (Val % 4) == 0;
1679  }
1680 
1681  bool isMemImm8s4Offset() const {
1682  // If we have an immediate that's not a constant, treat it as a label
1683  // reference needing a fixup. If it is a constant, it's something else
1684  // and we reject it.
1685  if (isImm() && !isa<MCConstantExpr>(getImm()))
1686  return true;
1687  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0)
1688  return false;
1689  // Immediate offset a multiple of 4 in range [-1020, 1020].
1690  if (!Memory.OffsetImm) return true;
1691  int64_t Val = Memory.OffsetImm->getValue();
1692  // Special case, #-0 is std::numeric_limits<int32_t>::min().
1693  return (Val >= -1020 && Val <= 1020 && (Val & 3) == 0) ||
1694  Val == std::numeric_limits<int32_t>::min();
1695  }
1696  bool isMemImm7s4Offset() const {
1697  // If we have an immediate that's not a constant, treat it as a label
1698  // reference needing a fixup. If it is a constant, it's something else
1699  // and we reject it.
1700  if (isImm() && !isa<MCConstantExpr>(getImm()))
1701  return true;
1702  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0 ||
1703  !ARMMCRegisterClasses[ARM::GPRnopcRegClassID].contains(
1704  Memory.BaseRegNum))
1705  return false;
1706  // Immediate offset a multiple of 4 in range [-508, 508].
1707  if (!Memory.OffsetImm) return true;
1708  int64_t Val = Memory.OffsetImm->getValue();
1709  // Special case, #-0 is INT32_MIN.
1710  return (Val >= -508 && Val <= 508 && (Val & 3) == 0) || Val == INT32_MIN;
1711  }
1712  bool isMemImm0_1020s4Offset() const {
1713  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0)
1714  return false;
1715  // Immediate offset a multiple of 4 in range [0, 1020].
1716  if (!Memory.OffsetImm) return true;
1717  int64_t Val = Memory.OffsetImm->getValue();
1718  return Val >= 0 && Val <= 1020 && (Val & 3) == 0;
1719  }
1720 
1721  bool isMemImm8Offset() const {
1722  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0)
1723  return false;
1724  // Base reg of PC isn't allowed for these encodings.
1725  if (Memory.BaseRegNum == ARM::PC) return false;
1726  // Immediate offset in range [-255, 255].
1727  if (!Memory.OffsetImm) return true;
1728  int64_t Val = Memory.OffsetImm->getValue();
1729  return (Val == std::numeric_limits<int32_t>::min()) ||
1730  (Val > -256 && Val < 256);
1731  }
1732 
1733  template<unsigned Bits, unsigned RegClassID>
1734  bool isMemImm7ShiftedOffset() const {
1735  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0 ||
1736  !ARMMCRegisterClasses[RegClassID].contains(Memory.BaseRegNum))
1737  return false;
1738 
1739  // Expect an immediate offset equal to an element of the range
1740  // [-127, 127], shifted left by Bits.
1741 
1742  if (!Memory.OffsetImm) return true;
1743  int64_t Val = Memory.OffsetImm->getValue();
1744 
1745  // INT32_MIN is a special-case value (indicating the encoding with
1746  // zero offset and the subtract bit set)
1747  if (Val == INT32_MIN)
1748  return true;
1749 
1750  unsigned Divisor = 1U << Bits;
1751 
1752  // Check that the low bits are zero
1753  if (Val % Divisor != 0)
1754  return false;
1755 
1756  // Check that the remaining offset is within range.
1757  Val /= Divisor;
1758  return (Val >= -127 && Val <= 127);
1759  }
1760 
1761  template <int shift> bool isMemRegRQOffset() const {
1762  if (!isMVEMem() || Memory.OffsetImm != 0 || Memory.Alignment != 0)
1763  return false;
1764 
1765  if (!ARMMCRegisterClasses[ARM::GPRnopcRegClassID].contains(
1766  Memory.BaseRegNum))
1767  return false;
1768  if (!ARMMCRegisterClasses[ARM::MQPRRegClassID].contains(
1769  Memory.OffsetRegNum))
1770  return false;
1771 
1772  if (shift == 0 && Memory.ShiftType != ARM_AM::no_shift)
1773  return false;
1774 
1775  if (shift > 0 &&
1776  (Memory.ShiftType != ARM_AM::uxtw || Memory.ShiftImm != shift))
1777  return false;
1778 
1779  return true;
1780  }
1781 
1782  template <int shift> bool isMemRegQOffset() const {
1783  if (!isMVEMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0)
1784  return false;
1785 
1786  if (!ARMMCRegisterClasses[ARM::MQPRRegClassID].contains(
1787  Memory.BaseRegNum))
1788  return false;
1789 
1790  if(!Memory.OffsetImm) return true;
1791  static_assert(shift < 56,
1792  "Such that we dont shift by a value higher than 62");
1793  int64_t Val = Memory.OffsetImm->getValue();
1794 
1795  // The value must be a multiple of (1 << shift)
1796  if ((Val & ((1U << shift) - 1)) != 0)
1797  return false;
1798 
1799  // And be in the right range, depending on the amount that it is shifted
1800  // by. Shift 0, is equal to 7 unsigned bits, the sign bit is set
1801  // separately.
1802  int64_t Range = (1U << (7+shift)) - 1;
1803  return (Val == INT32_MIN) || (Val > -Range && Val < Range);
1804  }
1805 
1806  bool isMemPosImm8Offset() const {
1807  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0)
1808  return false;
1809  // Immediate offset in range [0, 255].
1810  if (!Memory.OffsetImm) return true;
1811  int64_t Val = Memory.OffsetImm->getValue();
1812  return Val >= 0 && Val < 256;
1813  }
1814 
1815  bool isMemNegImm8Offset() const {
1816  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0)
1817  return false;
1818  // Base reg of PC isn't allowed for these encodings.
1819  if (Memory.BaseRegNum == ARM::PC) return false;
1820  // Immediate offset in range [-255, -1].
1821  if (!Memory.OffsetImm) return false;
1822  int64_t Val = Memory.OffsetImm->getValue();
1823  return (Val == std::numeric_limits<int32_t>::min()) ||
1824  (Val > -256 && Val < 0);
1825  }
1826 
1827  bool isMemUImm12Offset() const {
1828  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0)
1829  return false;
1830  // Immediate offset in range [0, 4095].
1831  if (!Memory.OffsetImm) return true;
1832  int64_t Val = Memory.OffsetImm->getValue();
1833  return (Val >= 0 && Val < 4096);
1834  }
1835 
1836  bool isMemImm12Offset() const {
1837  // If we have an immediate that's not a constant, treat it as a label
1838  // reference needing a fixup. If it is a constant, it's something else
1839  // and we reject it.
1840 
1841  if (isImm() && !isa<MCConstantExpr>(getImm()))
1842  return true;
1843 
1844  if (!isGPRMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0)
1845  return false;
1846  // Immediate offset in range [-4095, 4095].
1847  if (!Memory.OffsetImm) return true;
1848  int64_t Val = Memory.OffsetImm->getValue();
1849  return (Val > -4096 && Val < 4096) ||
1850  (Val == std::numeric_limits<int32_t>::min());
1851  }
1852 
1853  bool isConstPoolAsmImm() const {
1854  // Delay processing of Constant Pool Immediate, this will turn into
1855  // a constant. Match no other operand
1856  return (isConstantPoolImm());
1857  }
1858 
1859  bool isPostIdxImm8() const {
1860  if (!isImm()) return false;
1861  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1862  if (!CE) return false;
1863  int64_t Val = CE->getValue();
1864  return (Val > -256 && Val < 256) ||
1865  (Val == std::numeric_limits<int32_t>::min());
1866  }
1867 
1868  bool isPostIdxImm8s4() const {
1869  if (!isImm()) return false;
1870  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
1871  if (!CE) return false;
1872  int64_t Val = CE->getValue();
1873  return ((Val & 3) == 0 && Val >= -1020 && Val <= 1020) ||
1874  (Val == std::numeric_limits<int32_t>::min());
1875  }
1876 
1877  bool isMSRMask() const { return Kind == k_MSRMask; }
1878  bool isBankedReg() const { return Kind == k_BankedReg; }
1879  bool isProcIFlags() const { return Kind == k_ProcIFlags; }
1880 
1881  // NEON operands.
1882  bool isSingleSpacedVectorList() const {
1883  return Kind == k_VectorList && !VectorList.isDoubleSpaced;
1884  }
1885 
1886  bool isDoubleSpacedVectorList() const {
1887  return Kind == k_VectorList && VectorList.isDoubleSpaced;
1888  }
1889 
1890  bool isVecListOneD() const {
1891  if (!isSingleSpacedVectorList()) return false;
1892  return VectorList.Count == 1;
1893  }
1894 
1895  bool isVecListTwoMQ() const {
1896  return isSingleSpacedVectorList() && VectorList.Count == 2 &&
1897  ARMMCRegisterClasses[ARM::MQPRRegClassID].contains(
1898  VectorList.RegNum);
1899  }
1900 
1901  bool isVecListDPair() const {
1902  if (!isSingleSpacedVectorList()) return false;
1903  return (ARMMCRegisterClasses[ARM::DPairRegClassID]
1904  .contains(VectorList.RegNum));
1905  }
1906 
1907  bool isVecListThreeD() const {
1908  if (!isSingleSpacedVectorList()) return false;
1909  return VectorList.Count == 3;
1910  }
1911 
1912  bool isVecListFourD() const {
1913  if (!isSingleSpacedVectorList()) return false;
1914  return VectorList.Count == 4;
1915  }
1916 
1917  bool isVecListDPairSpaced() const {
1918  if (Kind != k_VectorList) return false;
1919  if (isSingleSpacedVectorList()) return false;
1920  return (ARMMCRegisterClasses[ARM::DPairSpcRegClassID]
1921  .contains(VectorList.RegNum));
1922  }
1923 
1924  bool isVecListThreeQ() const {
1925  if (!isDoubleSpacedVectorList()) return false;
1926  return VectorList.Count == 3;
1927  }
1928 
1929  bool isVecListFourQ() const {
1930  if (!isDoubleSpacedVectorList()) return false;
1931  return VectorList.Count == 4;
1932  }
1933 
1934  bool isVecListFourMQ() const {
1935  return isSingleSpacedVectorList() && VectorList.Count == 4 &&
1936  ARMMCRegisterClasses[ARM::MQPRRegClassID].contains(
1937  VectorList.RegNum);
1938  }
1939 
1940  bool isSingleSpacedVectorAllLanes() const {
1941  return Kind == k_VectorListAllLanes && !VectorList.isDoubleSpaced;
1942  }
1943 
1944  bool isDoubleSpacedVectorAllLanes() const {
1945  return Kind == k_VectorListAllLanes && VectorList.isDoubleSpaced;
1946  }
1947 
1948  bool isVecListOneDAllLanes() const {
1949  if (!isSingleSpacedVectorAllLanes()) return false;
1950  return VectorList.Count == 1;
1951  }
1952 
1953  bool isVecListDPairAllLanes() const {
1954  if (!isSingleSpacedVectorAllLanes()) return false;
1955  return (ARMMCRegisterClasses[ARM::DPairRegClassID]
1956  .contains(VectorList.RegNum));
1957  }
1958 
1959  bool isVecListDPairSpacedAllLanes() const {
1960  if (!isDoubleSpacedVectorAllLanes()) return false;
1961  return VectorList.Count == 2;
1962  }
1963 
1964  bool isVecListThreeDAllLanes() const {
1965  if (!isSingleSpacedVectorAllLanes()) return false;
1966  return VectorList.Count == 3;
1967  }
1968 
1969  bool isVecListThreeQAllLanes() const {
1970  if (!isDoubleSpacedVectorAllLanes()) return false;
1971  return VectorList.Count == 3;
1972  }
1973 
1974  bool isVecListFourDAllLanes() const {
1975  if (!isSingleSpacedVectorAllLanes()) return false;
1976  return VectorList.Count == 4;
1977  }
1978 
1979  bool isVecListFourQAllLanes() const {
1980  if (!isDoubleSpacedVectorAllLanes()) return false;
1981  return VectorList.Count == 4;
1982  }
1983 
1984  bool isSingleSpacedVectorIndexed() const {
1985  return Kind == k_VectorListIndexed && !VectorList.isDoubleSpaced;
1986  }
1987 
1988  bool isDoubleSpacedVectorIndexed() const {
1989  return Kind == k_VectorListIndexed && VectorList.isDoubleSpaced;
1990  }
1991 
1992  bool isVecListOneDByteIndexed() const {
1993  if (!isSingleSpacedVectorIndexed()) return false;
1994  return VectorList.Count == 1 && VectorList.LaneIndex <= 7;
1995  }
1996 
1997  bool isVecListOneDHWordIndexed() const {
1998  if (!isSingleSpacedVectorIndexed()) return false;
1999  return VectorList.Count == 1 && VectorList.LaneIndex <= 3;
2000  }
2001 
2002  bool isVecListOneDWordIndexed() const {
2003  if (!isSingleSpacedVectorIndexed()) return false;
2004  return VectorList.Count == 1 && VectorList.LaneIndex <= 1;
2005  }
2006 
2007  bool isVecListTwoDByteIndexed() const {
2008  if (!isSingleSpacedVectorIndexed()) return false;
2009  return VectorList.Count == 2 && VectorList.LaneIndex <= 7;
2010  }
2011 
2012  bool isVecListTwoDHWordIndexed() const {
2013  if (!isSingleSpacedVectorIndexed()) return false;
2014  return VectorList.Count == 2 && VectorList.LaneIndex <= 3;
2015  }
2016 
2017  bool isVecListTwoQWordIndexed() const {
2018  if (!isDoubleSpacedVectorIndexed()) return false;
2019  return VectorList.Count == 2 && VectorList.LaneIndex <= 1;
2020  }
2021 
2022  bool isVecListTwoQHWordIndexed() const {
2023  if (!isDoubleSpacedVectorIndexed()) return false;
2024  return VectorList.Count == 2 && VectorList.LaneIndex <= 3;
2025  }
2026 
2027  bool isVecListTwoDWordIndexed() const {
2028  if (!isSingleSpacedVectorIndexed()) return false;
2029  return VectorList.Count == 2 && VectorList.LaneIndex <= 1;
2030  }
2031 
2032  bool isVecListThreeDByteIndexed() const {
2033  if (!isSingleSpacedVectorIndexed()) return false;
2034  return VectorList.Count == 3 && VectorList.LaneIndex <= 7;
2035  }
2036 
2037  bool isVecListThreeDHWordIndexed() const {
2038  if (!isSingleSpacedVectorIndexed()) return false;
2039  return VectorList.Count == 3 && VectorList.LaneIndex <= 3;
2040  }
2041 
2042  bool isVecListThreeQWordIndexed() const {
2043  if (!isDoubleSpacedVectorIndexed()) return false;
2044  return VectorList.Count == 3 && VectorList.LaneIndex <= 1;
2045  }
2046 
2047  bool isVecListThreeQHWordIndexed() const {
2048  if (!isDoubleSpacedVectorIndexed()) return false;
2049  return VectorList.Count == 3 && VectorList.LaneIndex <= 3;
2050  }
2051 
2052  bool isVecListThreeDWordIndexed() const {
2053  if (!isSingleSpacedVectorIndexed()) return false;
2054  return VectorList.Count == 3 && VectorList.LaneIndex <= 1;
2055  }
2056 
2057  bool isVecListFourDByteIndexed() const {
2058  if (!isSingleSpacedVectorIndexed()) return false;
2059  return VectorList.Count == 4 && VectorList.LaneIndex <= 7;
2060  }
2061 
2062  bool isVecListFourDHWordIndexed() const {
2063  if (!isSingleSpacedVectorIndexed()) return false;
2064  return VectorList.Count == 4 && VectorList.LaneIndex <= 3;
2065  }
2066 
2067  bool isVecListFourQWordIndexed() const {
2068  if (!isDoubleSpacedVectorIndexed()) return false;
2069  return VectorList.Count == 4 && VectorList.LaneIndex <= 1;
2070  }
2071 
2072  bool isVecListFourQHWordIndexed() const {
2073  if (!isDoubleSpacedVectorIndexed()) return false;
2074  return VectorList.Count == 4 && VectorList.LaneIndex <= 3;
2075  }
2076 
2077  bool isVecListFourDWordIndexed() const {
2078  if (!isSingleSpacedVectorIndexed()) return false;
2079  return VectorList.Count == 4 && VectorList.LaneIndex <= 1;
2080  }
2081 
2082  bool isVectorIndex() const { return Kind == k_VectorIndex; }
2083 
2084  template <unsigned NumLanes>
2085  bool isVectorIndexInRange() const {
2086  if (Kind != k_VectorIndex) return false;
2087  return VectorIndex.Val < NumLanes;
2088  }
2089 
2090  bool isVectorIndex8() const { return isVectorIndexInRange<8>(); }
2091  bool isVectorIndex16() const { return isVectorIndexInRange<4>(); }
2092  bool isVectorIndex32() const { return isVectorIndexInRange<2>(); }
2093  bool isVectorIndex64() const { return isVectorIndexInRange<1>(); }
2094 
2095  template<int PermittedValue, int OtherPermittedValue>
2096  bool isMVEPairVectorIndex() const {
2097  if (Kind != k_VectorIndex) return false;
2098  return VectorIndex.Val == PermittedValue ||
2099  VectorIndex.Val == OtherPermittedValue;
2100  }
2101 
2102  bool isNEONi8splat() const {
2103  if (!isImm()) return false;
2104  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2105  // Must be a constant.
2106  if (!CE) return false;
2107  int64_t Value = CE->getValue();
2108  // i8 value splatted across 8 bytes. The immediate is just the 8 byte
2109  // value.
2110  return Value >= 0 && Value < 256;
2111  }
2112 
2113  bool isNEONi16splat() const {
2114  if (isNEONByteReplicate(2))
2115  return false; // Leave that for bytes replication and forbid by default.
2116  if (!isImm())
2117  return false;
2118  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2119  // Must be a constant.
2120  if (!CE) return false;
2121  unsigned Value = CE->getValue();
2122  return ARM_AM::isNEONi16splat(Value);
2123  }
2124 
2125  bool isNEONi16splatNot() const {
2126  if (!isImm())
2127  return false;
2128  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2129  // Must be a constant.
2130  if (!CE) return false;
2131  unsigned Value = CE->getValue();
2132  return ARM_AM::isNEONi16splat(~Value & 0xffff);
2133  }
2134 
2135  bool isNEONi32splat() const {
2136  if (isNEONByteReplicate(4))
2137  return false; // Leave that for bytes replication and forbid by default.
2138  if (!isImm())
2139  return false;
2140  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2141  // Must be a constant.
2142  if (!CE) return false;
2143  unsigned Value = CE->getValue();
2144  return ARM_AM::isNEONi32splat(Value);
2145  }
2146 
2147  bool isNEONi32splatNot() const {
2148  if (!isImm())
2149  return false;
2150  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2151  // Must be a constant.
2152  if (!CE) return false;
2153  unsigned Value = CE->getValue();
2154  return ARM_AM::isNEONi32splat(~Value);
2155  }
2156 
2157  static bool isValidNEONi32vmovImm(int64_t Value) {
2158  // i32 value with set bits only in one byte X000, 0X00, 00X0, or 000X,
2159  // for VMOV/VMVN only, 00Xf or 0Xff are also accepted.
2160  return ((Value & 0xffffffffffffff00) == 0) ||
2161  ((Value & 0xffffffffffff00ff) == 0) ||
2162  ((Value & 0xffffffffff00ffff) == 0) ||
2163  ((Value & 0xffffffff00ffffff) == 0) ||
2164  ((Value & 0xffffffffffff00ff) == 0xff) ||
2165  ((Value & 0xffffffffff00ffff) == 0xffff);
2166  }
2167 
2168  bool isNEONReplicate(unsigned Width, unsigned NumElems, bool Inv) const {
2169  assert((Width == 8 || Width == 16 || Width == 32) &&
2170  "Invalid element width");
2171  assert(NumElems * Width <= 64 && "Invalid result width");
2172 
2173  if (!isImm())
2174  return false;
2175  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2176  // Must be a constant.
2177  if (!CE)
2178  return false;
2179  int64_t Value = CE->getValue();
2180  if (!Value)
2181  return false; // Don't bother with zero.
2182  if (Inv)
2183  Value = ~Value;
2184 
2185  uint64_t Mask = (1ull << Width) - 1;
2186  uint64_t Elem = Value & Mask;
2187  if (Width == 16 && (Elem & 0x00ff) != 0 && (Elem & 0xff00) != 0)
2188  return false;
2189  if (Width == 32 && !isValidNEONi32vmovImm(Elem))
2190  return false;
2191 
2192  for (unsigned i = 1; i < NumElems; ++i) {
2193  Value >>= Width;
2194  if ((Value & Mask) != Elem)
2195  return false;
2196  }
2197  return true;
2198  }
2199 
2200  bool isNEONByteReplicate(unsigned NumBytes) const {
2201  return isNEONReplicate(8, NumBytes, false);
2202  }
2203 
2204  static void checkNeonReplicateArgs(unsigned FromW, unsigned ToW) {
2205  assert((FromW == 8 || FromW == 16 || FromW == 32) &&
2206  "Invalid source width");
2207  assert((ToW == 16 || ToW == 32 || ToW == 64) &&
2208  "Invalid destination width");
2209  assert(FromW < ToW && "ToW is not less than FromW");
2210  }
2211 
2212  template<unsigned FromW, unsigned ToW>
2213  bool isNEONmovReplicate() const {
2214  checkNeonReplicateArgs(FromW, ToW);
2215  if (ToW == 64 && isNEONi64splat())
2216  return false;
2217  return isNEONReplicate(FromW, ToW / FromW, false);
2218  }
2219 
2220  template<unsigned FromW, unsigned ToW>
2221  bool isNEONinvReplicate() const {
2222  checkNeonReplicateArgs(FromW, ToW);
2223  return isNEONReplicate(FromW, ToW / FromW, true);
2224  }
2225 
2226  bool isNEONi32vmov() const {
2227  if (isNEONByteReplicate(4))
2228  return false; // Let it to be classified as byte-replicate case.
2229  if (!isImm())
2230  return false;
2231  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2232  // Must be a constant.
2233  if (!CE)
2234  return false;
2235  return isValidNEONi32vmovImm(CE->getValue());
2236  }
2237 
2238  bool isNEONi32vmovNeg() const {
2239  if (!isImm()) return false;
2240  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2241  // Must be a constant.
2242  if (!CE) return false;
2243  return isValidNEONi32vmovImm(~CE->getValue());
2244  }
2245 
2246  bool isNEONi64splat() const {
2247  if (!isImm()) return false;
2248  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2249  // Must be a constant.
2250  if (!CE) return false;
2251  uint64_t Value = CE->getValue();
2252  // i64 value with each byte being either 0 or 0xff.
2253  for (unsigned i = 0; i < 8; ++i, Value >>= 8)
2254  if ((Value & 0xff) != 0 && (Value & 0xff) != 0xff) return false;
2255  return true;
2256  }
2257 
2258  template<int64_t Angle, int64_t Remainder>
2259  bool isComplexRotation() const {
2260  if (!isImm()) return false;
2261 
2262  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2263  if (!CE) return false;
2264  uint64_t Value = CE->getValue();
2265 
2266  return (Value % Angle == Remainder && Value <= 270);
2267  }
2268 
2269  bool isMVELongShift() const {
2270  if (!isImm()) return false;
2271  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2272  // Must be a constant.
2273  if (!CE) return false;
2274  uint64_t Value = CE->getValue();
2275  return Value >= 1 && Value <= 32;
2276  }
2277 
2278  bool isMveSaturateOp() const {
2279  if (!isImm()) return false;
2280  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2281  if (!CE) return false;
2282  uint64_t Value = CE->getValue();
2283  return Value == 48 || Value == 64;
2284  }
2285 
2286  bool isITCondCodeNoAL() const {
2287  if (!isITCondCode()) return false;
2289  return CC != ARMCC::AL;
2290  }
2291 
2292  bool isITCondCodeRestrictedI() const {
2293  if (!isITCondCode())
2294  return false;
2296  return CC == ARMCC::EQ || CC == ARMCC::NE;
2297  }
2298 
2299  bool isITCondCodeRestrictedS() const {
2300  if (!isITCondCode())
2301  return false;
2303  return CC == ARMCC::LT || CC == ARMCC::GT || CC == ARMCC::LE ||
2304  CC == ARMCC::GE;
2305  }
2306 
2307  bool isITCondCodeRestrictedU() const {
2308  if (!isITCondCode())
2309  return false;
2311  return CC == ARMCC::HS || CC == ARMCC::HI;
2312  }
2313 
2314  bool isITCondCodeRestrictedFP() const {
2315  if (!isITCondCode())
2316  return false;
2318  return CC == ARMCC::EQ || CC == ARMCC::NE || CC == ARMCC::LT ||
2319  CC == ARMCC::GT || CC == ARMCC::LE || CC == ARMCC::GE;
2320  }
2321 
2322  void addExpr(MCInst &Inst, const MCExpr *Expr) const {
2323  // Add as immediates when possible. Null MCExpr = 0.
2324  if (!Expr)
2326  else if (const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Expr))
2327  Inst.addOperand(MCOperand::createImm(CE->getValue()));
2328  else
2329  Inst.addOperand(MCOperand::createExpr(Expr));
2330  }
2331 
2332  void addARMBranchTargetOperands(MCInst &Inst, unsigned N) const {
2333  assert(N == 1 && "Invalid number of operands!");
2334  addExpr(Inst, getImm());
2335  }
2336 
2337  void addThumbBranchTargetOperands(MCInst &Inst, unsigned N) const {
2338  assert(N == 1 && "Invalid number of operands!");
2339  addExpr(Inst, getImm());
2340  }
2341 
2342  void addCondCodeOperands(MCInst &Inst, unsigned N) const {
2343  assert(N == 2 && "Invalid number of operands!");
2344  Inst.addOperand(MCOperand::createImm(unsigned(getCondCode())));
2345  unsigned RegNum = getCondCode() == ARMCC::AL ? 0: ARM::CPSR;
2346  Inst.addOperand(MCOperand::createReg(RegNum));
2347  }
2348 
2349  void addVPTPredNOperands(MCInst &Inst, unsigned N) const {
2350  assert(N == 2 && "Invalid number of operands!");
2351  Inst.addOperand(MCOperand::createImm(unsigned(getVPTPred())));
2352  unsigned RegNum = getVPTPred() == ARMVCC::None ? 0: ARM::P0;
2353  Inst.addOperand(MCOperand::createReg(RegNum));
2354  }
2355 
2356  void addVPTPredROperands(MCInst &Inst, unsigned N) const {
2357  assert(N == 3 && "Invalid number of operands!");
2358  addVPTPredNOperands(Inst, N-1);
2359  unsigned RegNum;
2360  if (getVPTPred() == ARMVCC::None) {
2361  RegNum = 0;
2362  } else {
2363  unsigned NextOpIndex = Inst.getNumOperands();
2364  const MCInstrDesc &MCID = ARMInsts[Inst.getOpcode()];
2365  int TiedOp = MCID.getOperandConstraint(NextOpIndex, MCOI::TIED_TO);
2366  assert(TiedOp >= 0 &&
2367  "Inactive register in vpred_r is not tied to an output!");
2368  RegNum = Inst.getOperand(TiedOp).getReg();
2369  }
2370  Inst.addOperand(MCOperand::createReg(RegNum));
2371  }
2372 
2373  void addCoprocNumOperands(MCInst &Inst, unsigned N) const {
2374  assert(N == 1 && "Invalid number of operands!");
2375  Inst.addOperand(MCOperand::createImm(getCoproc()));
2376  }
2377 
2378  void addCoprocRegOperands(MCInst &Inst, unsigned N) const {
2379  assert(N == 1 && "Invalid number of operands!");
2380  Inst.addOperand(MCOperand::createImm(getCoproc()));
2381  }
2382 
2383  void addCoprocOptionOperands(MCInst &Inst, unsigned N) const {
2384  assert(N == 1 && "Invalid number of operands!");
2385  Inst.addOperand(MCOperand::createImm(CoprocOption.Val));
2386  }
2387 
2388  void addITMaskOperands(MCInst &Inst, unsigned N) const {
2389  assert(N == 1 && "Invalid number of operands!");
2390  Inst.addOperand(MCOperand::createImm(ITMask.Mask));
2391  }
2392 
2393  void addITCondCodeOperands(MCInst &Inst, unsigned N) const {
2394  assert(N == 1 && "Invalid number of operands!");
2395  Inst.addOperand(MCOperand::createImm(unsigned(getCondCode())));
2396  }
2397 
2398  void addITCondCodeInvOperands(MCInst &Inst, unsigned N) const {
2399  assert(N == 1 && "Invalid number of operands!");
2401  }
2402 
2403  void addCCOutOperands(MCInst &Inst, unsigned N) const {
2404  assert(N == 1 && "Invalid number of operands!");
2406  }
2407 
2408  void addRegOperands(MCInst &Inst, unsigned N) const {
2409  assert(N == 1 && "Invalid number of operands!");
2411  }
2412 
2413  void addRegShiftedRegOperands(MCInst &Inst, unsigned N) const {
2414  assert(N == 3 && "Invalid number of operands!");
2415  assert(isRegShiftedReg() &&
2416  "addRegShiftedRegOperands() on non-RegShiftedReg!");
2417  Inst.addOperand(MCOperand::createReg(RegShiftedReg.SrcReg));
2418  Inst.addOperand(MCOperand::createReg(RegShiftedReg.ShiftReg));
2420  ARM_AM::getSORegOpc(RegShiftedReg.ShiftTy, RegShiftedReg.ShiftImm)));
2421  }
2422 
2423  void addRegShiftedImmOperands(MCInst &Inst, unsigned N) const {
2424  assert(N == 2 && "Invalid number of operands!");
2425  assert(isRegShiftedImm() &&
2426  "addRegShiftedImmOperands() on non-RegShiftedImm!");
2427  Inst.addOperand(MCOperand::createReg(RegShiftedImm.SrcReg));
2428  // Shift of #32 is encoded as 0 where permitted
2429  unsigned Imm = (RegShiftedImm.ShiftImm == 32 ? 0 : RegShiftedImm.ShiftImm);
2431  ARM_AM::getSORegOpc(RegShiftedImm.ShiftTy, Imm)));
2432  }
2433 
2434  void addShifterImmOperands(MCInst &Inst, unsigned N) const {
2435  assert(N == 1 && "Invalid number of operands!");
2436  Inst.addOperand(MCOperand::createImm((ShifterImm.isASR << 5) |
2437  ShifterImm.Imm));
2438  }
2439 
2440  void addRegListOperands(MCInst &Inst, unsigned N) const {
2441  assert(N == 1 && "Invalid number of operands!");
2442  const SmallVectorImpl<unsigned> &RegList = getRegList();
2444  I = RegList.begin(), E = RegList.end(); I != E; ++I)
2446  }
2447 
2448  void addRegListWithAPSROperands(MCInst &Inst, unsigned N) const {
2449  assert(N == 1 && "Invalid number of operands!");
2450  const SmallVectorImpl<unsigned> &RegList = getRegList();
2452  I = RegList.begin(), E = RegList.end(); I != E; ++I)
2454  }
2455 
2456  void addDPRRegListOperands(MCInst &Inst, unsigned N) const {
2457  addRegListOperands(Inst, N);
2458  }
2459 
2460  void addSPRRegListOperands(MCInst &Inst, unsigned N) const {
2461  addRegListOperands(Inst, N);
2462  }
2463 
2464  void addFPSRegListWithVPROperands(MCInst &Inst, unsigned N) const {
2465  addRegListOperands(Inst, N);
2466  }
2467 
2468  void addFPDRegListWithVPROperands(MCInst &Inst, unsigned N) const {
2469  addRegListOperands(Inst, N);
2470  }
2471 
2472  void addRotImmOperands(MCInst &Inst, unsigned N) const {
2473  assert(N == 1 && "Invalid number of operands!");
2474  // Encoded as val>>3. The printer handles display as 8, 16, 24.
2475  Inst.addOperand(MCOperand::createImm(RotImm.Imm >> 3));
2476  }
2477 
2478  void addModImmOperands(MCInst &Inst, unsigned N) const {
2479  assert(N == 1 && "Invalid number of operands!");
2480 
2481  // Support for fixups (MCFixup)
2482  if (isImm())
2483  return addImmOperands(Inst, N);
2484 
2485  Inst.addOperand(MCOperand::createImm(ModImm.Bits | (ModImm.Rot << 7)));
2486  }
2487 
2488  void addModImmNotOperands(MCInst &Inst, unsigned N) const {
2489  assert(N == 1 && "Invalid number of operands!");
2490  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2491  uint32_t Enc = ARM_AM::getSOImmVal(~CE->getValue());
2492  Inst.addOperand(MCOperand::createImm(Enc));
2493  }
2494 
2495  void addModImmNegOperands(MCInst &Inst, unsigned N) const {
2496  assert(N == 1 && "Invalid number of operands!");
2497  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2498  uint32_t Enc = ARM_AM::getSOImmVal(-CE->getValue());
2499  Inst.addOperand(MCOperand::createImm(Enc));
2500  }
2501 
2502  void addThumbModImmNeg8_255Operands(MCInst &Inst, unsigned N) const {
2503  assert(N == 1 && "Invalid number of operands!");
2504  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2505  uint32_t Val = -CE->getValue();
2506  Inst.addOperand(MCOperand::createImm(Val));
2507  }
2508 
2509  void addThumbModImmNeg1_7Operands(MCInst &Inst, unsigned N) const {
2510  assert(N == 1 && "Invalid number of operands!");
2511  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2512  uint32_t Val = -CE->getValue();
2513  Inst.addOperand(MCOperand::createImm(Val));
2514  }
2515 
2516  void addBitfieldOperands(MCInst &Inst, unsigned N) const {
2517  assert(N == 1 && "Invalid number of operands!");
2518  // Munge the lsb/width into a bitfield mask.
2519  unsigned lsb = Bitfield.LSB;
2520  unsigned width = Bitfield.Width;
2521  // Make a 32-bit mask w/ the referenced bits clear and all other bits set.
2522  uint32_t Mask = ~(((uint32_t)0xffffffff >> lsb) << (32 - width) >>
2523  (32 - (lsb + width)));
2524  Inst.addOperand(MCOperand::createImm(Mask));
2525  }
2526 
2527  void addImmOperands(MCInst &Inst, unsigned N) const {
2528  assert(N == 1 && "Invalid number of operands!");
2529  addExpr(Inst, getImm());
2530  }
2531 
2532  void addFBits16Operands(MCInst &Inst, unsigned N) const {
2533  assert(N == 1 && "Invalid number of operands!");
2534  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2535  Inst.addOperand(MCOperand::createImm(16 - CE->getValue()));
2536  }
2537 
2538  void addFBits32Operands(MCInst &Inst, unsigned N) const {
2539  assert(N == 1 && "Invalid number of operands!");
2540  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2541  Inst.addOperand(MCOperand::createImm(32 - CE->getValue()));
2542  }
2543 
2544  void addFPImmOperands(MCInst &Inst, unsigned N) const {
2545  assert(N == 1 && "Invalid number of operands!");
2546  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2547  int Val = ARM_AM::getFP32Imm(APInt(32, CE->getValue()));
2548  Inst.addOperand(MCOperand::createImm(Val));
2549  }
2550 
2551  void addImm8s4Operands(MCInst &Inst, unsigned N) const {
2552  assert(N == 1 && "Invalid number of operands!");
2553  // FIXME: We really want to scale the value here, but the LDRD/STRD
2554  // instruction don't encode operands that way yet.
2555  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2557  }
2558 
2559  void addImm7s4Operands(MCInst &Inst, unsigned N) const {
2560  assert(N == 1 && "Invalid number of operands!");
2561  // FIXME: We really want to scale the value here, but the VSTR/VLDR_VSYSR
2562  // instruction don't encode operands that way yet.
2563  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2565  }
2566 
2567  void addImm7Shift0Operands(MCInst &Inst, unsigned N) const {
2568  assert(N == 1 && "Invalid number of operands!");
2569  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2570  assert(CE != nullptr && "Invalid operand type!");
2572  }
2573 
2574  void addImm7Shift1Operands(MCInst &Inst, unsigned N) const {
2575  assert(N == 1 && "Invalid number of operands!");
2576  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2577  assert(CE != nullptr && "Invalid operand type!");
2579  }
2580 
2581  void addImm7Shift2Operands(MCInst &Inst, unsigned N) const {
2582  assert(N == 1 && "Invalid number of operands!");
2583  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2584  assert(CE != nullptr && "Invalid operand type!");
2586  }
2587 
2588  void addImm7Operands(MCInst &Inst, unsigned N) const {
2589  assert(N == 1 && "Invalid number of operands!");
2590  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2591  assert(CE != nullptr && "Invalid operand type!");
2593  }
2594 
2595  void addImm0_1020s4Operands(MCInst &Inst, unsigned N) const {
2596  assert(N == 1 && "Invalid number of operands!");
2597  // The immediate is scaled by four in the encoding and is stored
2598  // in the MCInst as such. Lop off the low two bits here.
2599  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2600  Inst.addOperand(MCOperand::createImm(CE->getValue() / 4));
2601  }
2602 
2603  void addImm0_508s4NegOperands(MCInst &Inst, unsigned N) const {
2604  assert(N == 1 && "Invalid number of operands!");
2605  // The immediate is scaled by four in the encoding and is stored
2606  // in the MCInst as such. Lop off the low two bits here.
2607  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2608  Inst.addOperand(MCOperand::createImm(-(CE->getValue() / 4)));
2609  }
2610 
2611  void addImm0_508s4Operands(MCInst &Inst, unsigned N) const {
2612  assert(N == 1 && "Invalid number of operands!");
2613  // The immediate is scaled by four in the encoding and is stored
2614  // in the MCInst as such. Lop off the low two bits here.
2615  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2616  Inst.addOperand(MCOperand::createImm(CE->getValue() / 4));
2617  }
2618 
2619  void addImm1_16Operands(MCInst &Inst, unsigned N) const {
2620  assert(N == 1 && "Invalid number of operands!");
2621  // The constant encodes as the immediate-1, and we store in the instruction
2622  // the bits as encoded, so subtract off one here.
2623  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2624  Inst.addOperand(MCOperand::createImm(CE->getValue() - 1));
2625  }
2626 
2627  void addImm1_32Operands(MCInst &Inst, unsigned N) const {
2628  assert(N == 1 && "Invalid number of operands!");
2629  // The constant encodes as the immediate-1, and we store in the instruction
2630  // the bits as encoded, so subtract off one here.
2631  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2632  Inst.addOperand(MCOperand::createImm(CE->getValue() - 1));
2633  }
2634 
2635  void addImmThumbSROperands(MCInst &Inst, unsigned N) const {
2636  assert(N == 1 && "Invalid number of operands!");
2637  // The constant encodes as the immediate, except for 32, which encodes as
2638  // zero.
2639  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2640  unsigned Imm = CE->getValue();
2641  Inst.addOperand(MCOperand::createImm((Imm == 32 ? 0 : Imm)));
2642  }
2643 
2644  void addPKHASRImmOperands(MCInst &Inst, unsigned N) const {
2645  assert(N == 1 && "Invalid number of operands!");
2646  // An ASR value of 32 encodes as 0, so that's how we want to add it to
2647  // the instruction as well.
2648  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2649  int Val = CE->getValue();
2650  Inst.addOperand(MCOperand::createImm(Val == 32 ? 0 : Val));
2651  }
2652 
2653  void addT2SOImmNotOperands(MCInst &Inst, unsigned N) const {
2654  assert(N == 1 && "Invalid number of operands!");
2655  // The operand is actually a t2_so_imm, but we have its bitwise
2656  // negation in the assembly source, so twiddle it here.
2657  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2659  }
2660 
2661  void addT2SOImmNegOperands(MCInst &Inst, unsigned N) const {
2662  assert(N == 1 && "Invalid number of operands!");
2663  // The operand is actually a t2_so_imm, but we have its
2664  // negation in the assembly source, so twiddle it here.
2665  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2667  }
2668 
2669  void addImm0_4095NegOperands(MCInst &Inst, unsigned N) const {
2670  assert(N == 1 && "Invalid number of operands!");
2671  // The operand is actually an imm0_4095, but we have its
2672  // negation in the assembly source, so twiddle it here.
2673  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2675  }
2676 
2677  void addUnsignedOffset_b8s2Operands(MCInst &Inst, unsigned N) const {
2678  if(const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm())) {
2679  Inst.addOperand(MCOperand::createImm(CE->getValue() >> 2));
2680  return;
2681  }
2682 
2683  const MCSymbolRefExpr *SR = dyn_cast<MCSymbolRefExpr>(Imm.Val);
2684  assert(SR && "Unknown value type!");
2686  }
2687 
2688  void addThumbMemPCOperands(MCInst &Inst, unsigned N) const {
2689  assert(N == 1 && "Invalid number of operands!");
2690  if (isImm()) {
2691  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2692  if (CE) {
2694  return;
2695  }
2696 
2697  const MCSymbolRefExpr *SR = dyn_cast<MCSymbolRefExpr>(Imm.Val);
2698 
2699  assert(SR && "Unknown value type!");
2701  return;
2702  }
2703 
2704  assert(isGPRMem() && "Unknown value type!");
2705  assert(isa<MCConstantExpr>(Memory.OffsetImm) && "Unknown value type!");
2706  Inst.addOperand(MCOperand::createImm(Memory.OffsetImm->getValue()));
2707  }
2708 
2709  void addMemBarrierOptOperands(MCInst &Inst, unsigned N) const {
2710  assert(N == 1 && "Invalid number of operands!");
2711  Inst.addOperand(MCOperand::createImm(unsigned(getMemBarrierOpt())));
2712  }
2713 
2714  void addInstSyncBarrierOptOperands(MCInst &Inst, unsigned N) const {
2715  assert(N == 1 && "Invalid number of operands!");
2716  Inst.addOperand(MCOperand::createImm(unsigned(getInstSyncBarrierOpt())));
2717  }
2718 
2719  void addTraceSyncBarrierOptOperands(MCInst &Inst, unsigned N) const {
2720  assert(N == 1 && "Invalid number of operands!");
2721  Inst.addOperand(MCOperand::createImm(unsigned(getTraceSyncBarrierOpt())));
2722  }
2723 
2724  void addMemNoOffsetOperands(MCInst &Inst, unsigned N) const {
2725  assert(N == 1 && "Invalid number of operands!");
2726  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2727  }
2728 
2729  void addMemNoOffsetT2Operands(MCInst &Inst, unsigned N) const {
2730  assert(N == 1 && "Invalid number of operands!");
2731  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2732  }
2733 
2734  void addMemNoOffsetT2NoSpOperands(MCInst &Inst, unsigned N) const {
2735  assert(N == 1 && "Invalid number of operands!");
2736  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2737  }
2738 
2739  void addMemNoOffsetTOperands(MCInst &Inst, unsigned N) const {
2740  assert(N == 1 && "Invalid number of operands!");
2741  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2742  }
2743 
2744  void addMemPCRelImm12Operands(MCInst &Inst, unsigned N) const {
2745  assert(N == 1 && "Invalid number of operands!");
2746  int32_t Imm = Memory.OffsetImm->getValue();
2747  Inst.addOperand(MCOperand::createImm(Imm));
2748  }
2749 
2750  void addAdrLabelOperands(MCInst &Inst, unsigned N) const {
2751  assert(N == 1 && "Invalid number of operands!");
2752  assert(isImm() && "Not an immediate!");
2753 
2754  // If we have an immediate that's not a constant, treat it as a label
2755  // reference needing a fixup.
2756  if (!isa<MCConstantExpr>(getImm())) {
2757  Inst.addOperand(MCOperand::createExpr(getImm()));
2758  return;
2759  }
2760 
2761  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2762  int Val = CE->getValue();
2763  Inst.addOperand(MCOperand::createImm(Val));
2764  }
2765 
2766  void addAlignedMemoryOperands(MCInst &Inst, unsigned N) const {
2767  assert(N == 2 && "Invalid number of operands!");
2768  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2769  Inst.addOperand(MCOperand::createImm(Memory.Alignment));
2770  }
2771 
2772  void addDupAlignedMemoryNoneOperands(MCInst &Inst, unsigned N) const {
2773  addAlignedMemoryOperands(Inst, N);
2774  }
2775 
2776  void addAlignedMemoryNoneOperands(MCInst &Inst, unsigned N) const {
2777  addAlignedMemoryOperands(Inst, N);
2778  }
2779 
2780  void addAlignedMemory16Operands(MCInst &Inst, unsigned N) const {
2781  addAlignedMemoryOperands(Inst, N);
2782  }
2783 
2784  void addDupAlignedMemory16Operands(MCInst &Inst, unsigned N) const {
2785  addAlignedMemoryOperands(Inst, N);
2786  }
2787 
2788  void addAlignedMemory32Operands(MCInst &Inst, unsigned N) const {
2789  addAlignedMemoryOperands(Inst, N);
2790  }
2791 
2792  void addDupAlignedMemory32Operands(MCInst &Inst, unsigned N) const {
2793  addAlignedMemoryOperands(Inst, N);
2794  }
2795 
2796  void addAlignedMemory64Operands(MCInst &Inst, unsigned N) const {
2797  addAlignedMemoryOperands(Inst, N);
2798  }
2799 
2800  void addDupAlignedMemory64Operands(MCInst &Inst, unsigned N) const {
2801  addAlignedMemoryOperands(Inst, N);
2802  }
2803 
2804  void addAlignedMemory64or128Operands(MCInst &Inst, unsigned N) const {
2805  addAlignedMemoryOperands(Inst, N);
2806  }
2807 
2808  void addDupAlignedMemory64or128Operands(MCInst &Inst, unsigned N) const {
2809  addAlignedMemoryOperands(Inst, N);
2810  }
2811 
2812  void addAlignedMemory64or128or256Operands(MCInst &Inst, unsigned N) const {
2813  addAlignedMemoryOperands(Inst, N);
2814  }
2815 
2816  void addAddrMode2Operands(MCInst &Inst, unsigned N) const {
2817  assert(N == 3 && "Invalid number of operands!");
2818  int32_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() : 0;
2819  if (!Memory.OffsetRegNum) {
2820  ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
2821  // Special case for #-0
2822  if (Val == std::numeric_limits<int32_t>::min()) Val = 0;
2823  if (Val < 0) Val = -Val;
2824  Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift);
2825  } else {
2826  // For register offset, we encode the shift type and negation flag
2827  // here.
2828  Val = ARM_AM::getAM2Opc(Memory.isNegative ? ARM_AM::sub : ARM_AM::add,
2829  Memory.ShiftImm, Memory.ShiftType);
2830  }
2831  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2832  Inst.addOperand(MCOperand::createReg(Memory.OffsetRegNum));
2833  Inst.addOperand(MCOperand::createImm(Val));
2834  }
2835 
2836  void addAM2OffsetImmOperands(MCInst &Inst, unsigned N) const {
2837  assert(N == 2 && "Invalid number of operands!");
2838  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
2839  assert(CE && "non-constant AM2OffsetImm operand!");
2840  int32_t Val = CE->getValue();
2841  ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
2842  // Special case for #-0
2843  if (Val == std::numeric_limits<int32_t>::min()) Val = 0;
2844  if (Val < 0) Val = -Val;
2845  Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift);
2847  Inst.addOperand(MCOperand::createImm(Val));
2848  }
2849 
2850  void addAddrMode3Operands(MCInst &Inst, unsigned N) const {
2851  assert(N == 3 && "Invalid number of operands!");
2852  // If we have an immediate that's not a constant, treat it as a label
2853  // reference needing a fixup. If it is a constant, it's something else
2854  // and we reject it.
2855  if (isImm()) {
2856  Inst.addOperand(MCOperand::createExpr(getImm()));
2859  return;
2860  }
2861 
2862  int32_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() : 0;
2863  if (!Memory.OffsetRegNum) {
2864  ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
2865  // Special case for #-0
2866  if (Val == std::numeric_limits<int32_t>::min()) Val = 0;
2867  if (Val < 0) Val = -Val;
2868  Val = ARM_AM::getAM3Opc(AddSub, Val);
2869  } else {
2870  // For register offset, we encode the shift type and negation flag
2871  // here.
2872  Val = ARM_AM::getAM3Opc(Memory.isNegative ? ARM_AM::sub : ARM_AM::add, 0);
2873  }
2874  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2875  Inst.addOperand(MCOperand::createReg(Memory.OffsetRegNum));
2876  Inst.addOperand(MCOperand::createImm(Val));
2877  }
2878 
2879  void addAM3OffsetOperands(MCInst &Inst, unsigned N) const {
2880  assert(N == 2 && "Invalid number of operands!");
2881  if (Kind == k_PostIndexRegister) {
2882  int32_t Val =
2883  ARM_AM::getAM3Opc(PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub, 0);
2884  Inst.addOperand(MCOperand::createReg(PostIdxReg.RegNum));
2885  Inst.addOperand(MCOperand::createImm(Val));
2886  return;
2887  }
2888 
2889  // Constant offset.
2890  const MCConstantExpr *CE = static_cast<const MCConstantExpr*>(getImm());
2891  int32_t Val = CE->getValue();
2892  ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
2893  // Special case for #-0
2894  if (Val == std::numeric_limits<int32_t>::min()) Val = 0;
2895  if (Val < 0) Val = -Val;
2896  Val = ARM_AM::getAM3Opc(AddSub, Val);
2898  Inst.addOperand(MCOperand::createImm(Val));
2899  }
2900 
2901  void addAddrMode5Operands(MCInst &Inst, unsigned N) const {
2902  assert(N == 2 && "Invalid number of operands!");
2903  // If we have an immediate that's not a constant, treat it as a label
2904  // reference needing a fixup. If it is a constant, it's something else
2905  // and we reject it.
2906  if (isImm()) {
2907  Inst.addOperand(MCOperand::createExpr(getImm()));
2909  return;
2910  }
2911 
2912  // The lower two bits are always zero and as such are not encoded.
2913  int32_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() / 4 : 0;
2914  ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
2915  // Special case for #-0
2916  if (Val == std::numeric_limits<int32_t>::min()) Val = 0;
2917  if (Val < 0) Val = -Val;
2918  Val = ARM_AM::getAM5Opc(AddSub, Val);
2919  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2920  Inst.addOperand(MCOperand::createImm(Val));
2921  }
2922 
2923  void addAddrMode5FP16Operands(MCInst &Inst, unsigned N) const {
2924  assert(N == 2 && "Invalid number of operands!");
2925  // If we have an immediate that's not a constant, treat it as a label
2926  // reference needing a fixup. If it is a constant, it's something else
2927  // and we reject it.
2928  if (isImm()) {
2929  Inst.addOperand(MCOperand::createExpr(getImm()));
2931  return;
2932  }
2933 
2934  // The lower bit is always zero and as such is not encoded.
2935  int32_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() / 2 : 0;
2936  ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
2937  // Special case for #-0
2938  if (Val == std::numeric_limits<int32_t>::min()) Val = 0;
2939  if (Val < 0) Val = -Val;
2940  Val = ARM_AM::getAM5FP16Opc(AddSub, Val);
2941  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2942  Inst.addOperand(MCOperand::createImm(Val));
2943  }
2944 
2945  void addMemImm8s4OffsetOperands(MCInst &Inst, unsigned N) const {
2946  assert(N == 2 && "Invalid number of operands!");
2947  // If we have an immediate that's not a constant, treat it as a label
2948  // reference needing a fixup. If it is a constant, it's something else
2949  // and we reject it.
2950  if (isImm()) {
2951  Inst.addOperand(MCOperand::createExpr(getImm()));
2953  return;
2954  }
2955 
2956  int64_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() : 0;
2957  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2958  Inst.addOperand(MCOperand::createImm(Val));
2959  }
2960 
2961  void addMemImm7s4OffsetOperands(MCInst &Inst, unsigned N) const {
2962  assert(N == 2 && "Invalid number of operands!");
2963  // If we have an immediate that's not a constant, treat it as a label
2964  // reference needing a fixup. If it is a constant, it's something else
2965  // and we reject it.
2966  if (isImm()) {
2967  Inst.addOperand(MCOperand::createExpr(getImm()));
2969  return;
2970  }
2971 
2972  int64_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() : 0;
2973  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2974  Inst.addOperand(MCOperand::createImm(Val));
2975  }
2976 
2977  void addMemImm0_1020s4OffsetOperands(MCInst &Inst, unsigned N) const {
2978  assert(N == 2 && "Invalid number of operands!");
2979  // The lower two bits are always zero and as such are not encoded.
2980  int32_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() / 4 : 0;
2981  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2982  Inst.addOperand(MCOperand::createImm(Val));
2983  }
2984 
2985  void addMemImmOffsetOperands(MCInst &Inst, unsigned N) const {
2986  assert(N == 2 && "Invalid number of operands!");
2987  int64_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() : 0;
2988  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2989  Inst.addOperand(MCOperand::createImm(Val));
2990  }
2991 
2992  void addMemRegRQOffsetOperands(MCInst &Inst, unsigned N) const {
2993  assert(N == 2 && "Invalid number of operands!");
2994  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
2995  Inst.addOperand(MCOperand::createReg(Memory.OffsetRegNum));
2996  }
2997 
2998  void addMemUImm12OffsetOperands(MCInst &Inst, unsigned N) const {
2999  assert(N == 2 && "Invalid number of operands!");
3000  // If this is an immediate, it's a label reference.
3001  if (isImm()) {
3002  addExpr(Inst, getImm());
3004  return;
3005  }
3006 
3007  // Otherwise, it's a normal memory reg+offset.
3008  int64_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() : 0;
3009  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3010  Inst.addOperand(MCOperand::createImm(Val));
3011  }
3012 
3013  void addMemImm12OffsetOperands(MCInst &Inst, unsigned N) const {
3014  assert(N == 2 && "Invalid number of operands!");
3015  // If this is an immediate, it's a label reference.
3016  if (isImm()) {
3017  addExpr(Inst, getImm());
3019  return;
3020  }
3021 
3022  // Otherwise, it's a normal memory reg+offset.
3023  int64_t Val = Memory.OffsetImm ? Memory.OffsetImm->getValue() : 0;
3024  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3025  Inst.addOperand(MCOperand::createImm(Val));
3026  }
3027 
3028  void addConstPoolAsmImmOperands(MCInst &Inst, unsigned N) const {
3029  assert(N == 1 && "Invalid number of operands!");
3030  // This is container for the immediate that we will create the constant
3031  // pool from
3032  addExpr(Inst, getConstantPoolImm());
3033  return;
3034  }
3035 
3036  void addMemTBBOperands(MCInst &Inst, unsigned N) const {
3037  assert(N == 2 && "Invalid number of operands!");
3038  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3039  Inst.addOperand(MCOperand::createReg(Memory.OffsetRegNum));
3040  }
3041 
3042  void addMemTBHOperands(MCInst &Inst, unsigned N) const {
3043  assert(N == 2 && "Invalid number of operands!");
3044  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3045  Inst.addOperand(MCOperand::createReg(Memory.OffsetRegNum));
3046  }
3047 
3048  void addMemRegOffsetOperands(MCInst &Inst, unsigned N) const {
3049  assert(N == 3 && "Invalid number of operands!");
3050  unsigned Val =
3052  Memory.ShiftImm, Memory.ShiftType);
3053  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3054  Inst.addOperand(MCOperand::createReg(Memory.OffsetRegNum));
3055  Inst.addOperand(MCOperand::createImm(Val));
3056  }
3057 
3058  void addT2MemRegOffsetOperands(MCInst &Inst, unsigned N) const {
3059  assert(N == 3 && "Invalid number of operands!");
3060  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3061  Inst.addOperand(MCOperand::createReg(Memory.OffsetRegNum));
3062  Inst.addOperand(MCOperand::createImm(Memory.ShiftImm));
3063  }
3064 
3065  void addMemThumbRROperands(MCInst &Inst, unsigned N) const {
3066  assert(N == 2 && "Invalid number of operands!");
3067  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3068  Inst.addOperand(MCOperand::createReg(Memory.OffsetRegNum));
3069  }
3070 
3071  void addMemThumbRIs4Operands(MCInst &Inst, unsigned N) const {
3072  assert(N == 2 && "Invalid number of operands!");
3073  int64_t Val = Memory.OffsetImm ? (Memory.OffsetImm->getValue() / 4) : 0;
3074  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3075  Inst.addOperand(MCOperand::createImm(Val));
3076  }
3077 
3078  void addMemThumbRIs2Operands(MCInst &Inst, unsigned N) const {
3079  assert(N == 2 && "Invalid number of operands!");
3080  int64_t Val = Memory.OffsetImm ? (Memory.OffsetImm->getValue() / 2) : 0;
3081  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3082  Inst.addOperand(MCOperand::createImm(Val));
3083  }
3084 
3085  void addMemThumbRIs1Operands(MCInst &Inst, unsigned N) const {
3086  assert(N == 2 && "Invalid number of operands!");
3087  int64_t Val = Memory.OffsetImm ? (Memory.OffsetImm->getValue()) : 0;
3088  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3089  Inst.addOperand(MCOperand::createImm(Val));
3090  }
3091 
3092  void addMemThumbSPIOperands(MCInst &Inst, unsigned N) const {
3093  assert(N == 2 && "Invalid number of operands!");
3094  int64_t Val = Memory.OffsetImm ? (Memory.OffsetImm->getValue() / 4) : 0;
3095  Inst.addOperand(MCOperand::createReg(Memory.BaseRegNum));
3096  Inst.addOperand(MCOperand::createImm(Val));
3097  }
3098 
3099  void addPostIdxImm8Operands(MCInst &Inst, unsigned N) const {
3100  assert(N == 1 && "Invalid number of operands!");
3101  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3102  assert(CE && "non-constant post-idx-imm8 operand!");
3103  int Imm = CE->getValue();
3104  bool isAdd = Imm >= 0;
3105  if (Imm == std::numeric_limits<int32_t>::min()) Imm = 0;
3106  Imm = (Imm < 0 ? -Imm : Imm) | (int)isAdd << 8;
3107  Inst.addOperand(MCOperand::createImm(Imm));
3108  }
3109 
3110  void addPostIdxImm8s4Operands(MCInst &Inst, unsigned N) const {
3111  assert(N == 1 && "Invalid number of operands!");
3112  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3113  assert(CE && "non-constant post-idx-imm8s4 operand!");
3114  int Imm = CE->getValue();
3115  bool isAdd = Imm >= 0;
3116  if (Imm == std::numeric_limits<int32_t>::min()) Imm = 0;
3117  // Immediate is scaled by 4.
3118  Imm = ((Imm < 0 ? -Imm : Imm) / 4) | (int)isAdd << 8;
3119  Inst.addOperand(MCOperand::createImm(Imm));
3120  }
3121 
3122  void addPostIdxRegOperands(MCInst &Inst, unsigned N) const {
3123  assert(N == 2 && "Invalid number of operands!");
3124  Inst.addOperand(MCOperand::createReg(PostIdxReg.RegNum));
3125  Inst.addOperand(MCOperand::createImm(PostIdxReg.isAdd));
3126  }
3127 
3128  void addPostIdxRegShiftedOperands(MCInst &Inst, unsigned N) const {
3129  assert(N == 2 && "Invalid number of operands!");
3130  Inst.addOperand(MCOperand::createReg(PostIdxReg.RegNum));
3131  // The sign, shift type, and shift amount are encoded in a single operand
3132  // using the AM2 encoding helpers.
3133  ARM_AM::AddrOpc opc = PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub;
3134  unsigned Imm = ARM_AM::getAM2Opc(opc, PostIdxReg.ShiftImm,
3135  PostIdxReg.ShiftTy);
3136  Inst.addOperand(MCOperand::createImm(Imm));
3137  }
3138 
3139  void addPowerTwoOperands(MCInst &Inst, unsigned N) const {
3140  assert(N == 1 && "Invalid number of operands!");
3141  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3143  }
3144 
3145  void addMSRMaskOperands(MCInst &Inst, unsigned N) const {
3146  assert(N == 1 && "Invalid number of operands!");
3147  Inst.addOperand(MCOperand::createImm(unsigned(getMSRMask())));
3148  }
3149 
3150  void addBankedRegOperands(MCInst &Inst, unsigned N) const {
3151  assert(N == 1 && "Invalid number of operands!");
3152  Inst.addOperand(MCOperand::createImm(unsigned(getBankedReg())));
3153  }
3154 
3155  void addProcIFlagsOperands(MCInst &Inst, unsigned N) const {
3156  assert(N == 1 && "Invalid number of operands!");
3157  Inst.addOperand(MCOperand::createImm(unsigned(getProcIFlags())));
3158  }
3159 
3160  void addVecListOperands(MCInst &Inst, unsigned N) const {
3161  assert(N == 1 && "Invalid number of operands!");
3162  Inst.addOperand(MCOperand::createReg(VectorList.RegNum));
3163  }
3164 
3165  void addMVEVecListOperands(MCInst &Inst, unsigned N) const {
3166  assert(N == 1 && "Invalid number of operands!");
3167 
3168  // When we come here, the VectorList field will identify a range
3169  // of q-registers by its base register and length, and it will
3170  // have already been error-checked to be the expected length of
3171  // range and contain only q-regs in the range q0-q7. So we can
3172  // count on the base register being in the range q0-q6 (for 2
3173  // regs) or q0-q4 (for 4)
3174  //
3175  // The MVE instructions taking a register range of this kind will
3176  // need an operand in the QQPR or QQQQPR class, representing the
3177  // entire range as a unit. So we must translate into that class,
3178  // by finding the index of the base register in the MQPR reg
3179  // class, and returning the super-register at the corresponding
3180  // index in the target class.
3181 
3182  const MCRegisterClass *RC_in = &ARMMCRegisterClasses[ARM::MQPRRegClassID];
3183  const MCRegisterClass *RC_out = (VectorList.Count == 2) ?
3184  &ARMMCRegisterClasses[ARM::QQPRRegClassID] :
3185  &ARMMCRegisterClasses[ARM::QQQQPRRegClassID];
3186 
3187  unsigned I, E = RC_out->getNumRegs();
3188  for (I = 0; I < E; I++)
3189  if (RC_in->getRegister(I) == VectorList.RegNum)
3190  break;
3191  assert(I < E && "Invalid vector list start register!");
3192 
3193  Inst.addOperand(MCOperand::createReg(RC_out->getRegister(I)));
3194  }
3195 
3196  void addVecListIndexedOperands(MCInst &Inst, unsigned N) const {
3197  assert(N == 2 && "Invalid number of operands!");
3198  Inst.addOperand(MCOperand::createReg(VectorList.RegNum));
3199  Inst.addOperand(MCOperand::createImm(VectorList.LaneIndex));
3200  }
3201 
3202  void addVectorIndex8Operands(MCInst &Inst, unsigned N) const {
3203  assert(N == 1 && "Invalid number of operands!");
3204  Inst.addOperand(MCOperand::createImm(getVectorIndex()));
3205  }
3206 
3207  void addVectorIndex16Operands(MCInst &Inst, unsigned N) const {
3208  assert(N == 1 && "Invalid number of operands!");
3209  Inst.addOperand(MCOperand::createImm(getVectorIndex()));
3210  }
3211 
3212  void addVectorIndex32Operands(MCInst &Inst, unsigned N) const {
3213  assert(N == 1 && "Invalid number of operands!");
3214  Inst.addOperand(MCOperand::createImm(getVectorIndex()));
3215  }
3216 
3217  void addVectorIndex64Operands(MCInst &Inst, unsigned N) const {
3218  assert(N == 1 && "Invalid number of operands!");
3219  Inst.addOperand(MCOperand::createImm(getVectorIndex()));
3220  }
3221 
3222  void addMVEVectorIndexOperands(MCInst &Inst, unsigned N) const {
3223  assert(N == 1 && "Invalid number of operands!");
3224  Inst.addOperand(MCOperand::createImm(getVectorIndex()));
3225  }
3226 
3227  void addMVEPairVectorIndexOperands(MCInst &Inst, unsigned N) const {
3228  assert(N == 1 && "Invalid number of operands!");
3229  Inst.addOperand(MCOperand::createImm(getVectorIndex()));
3230  }
3231 
3232  void addNEONi8splatOperands(MCInst &Inst, unsigned N) const {
3233  assert(N == 1 && "Invalid number of operands!");
3234  // The immediate encodes the type of constant as well as the value.
3235  // Mask in that this is an i8 splat.
3236  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3237  Inst.addOperand(MCOperand::createImm(CE->getValue() | 0xe00));
3238  }
3239 
3240  void addNEONi16splatOperands(MCInst &Inst, unsigned N) const {
3241  assert(N == 1 && "Invalid number of operands!");
3242  // The immediate encodes the type of constant as well as the value.
3243  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3244  unsigned Value = CE->getValue();
3245  Value = ARM_AM::encodeNEONi16splat(Value);
3246  Inst.addOperand(MCOperand::createImm(Value));
3247  }
3248 
3249  void addNEONi16splatNotOperands(MCInst &Inst, unsigned N) const {
3250  assert(N == 1 && "Invalid number of operands!");
3251  // The immediate encodes the type of constant as well as the value.
3252  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3253  unsigned Value = CE->getValue();
3254  Value = ARM_AM::encodeNEONi16splat(~Value & 0xffff);
3255  Inst.addOperand(MCOperand::createImm(Value));
3256  }
3257 
3258  void addNEONi32splatOperands(MCInst &Inst, unsigned N) const {
3259  assert(N == 1 && "Invalid number of operands!");
3260  // The immediate encodes the type of constant as well as the value.
3261  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3262  unsigned Value = CE->getValue();
3263  Value = ARM_AM::encodeNEONi32splat(Value);
3264  Inst.addOperand(MCOperand::createImm(Value));
3265  }
3266 
3267  void addNEONi32splatNotOperands(MCInst &Inst, unsigned N) const {
3268  assert(N == 1 && "Invalid number of operands!");
3269  // The immediate encodes the type of constant as well as the value.
3270  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3271  unsigned Value = CE->getValue();
3272  Value = ARM_AM::encodeNEONi32splat(~Value);
3273  Inst.addOperand(MCOperand::createImm(Value));
3274  }
3275 
3276  void addNEONi8ReplicateOperands(MCInst &Inst, bool Inv) const {
3277  // The immediate encodes the type of constant as well as the value.
3278  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3279  assert((Inst.getOpcode() == ARM::VMOVv8i8 ||
3280  Inst.getOpcode() == ARM::VMOVv16i8) &&
3281  "All instructions that wants to replicate non-zero byte "
3282  "always must be replaced with VMOVv8i8 or VMOVv16i8.");
3283  unsigned Value = CE->getValue();
3284  if (Inv)
3285  Value = ~Value;
3286  unsigned B = Value & 0xff;
3287  B |= 0xe00; // cmode = 0b1110
3289  }
3290 
3291  void addNEONinvi8ReplicateOperands(MCInst &Inst, unsigned N) const {
3292  assert(N == 1 && "Invalid number of operands!");
3293  addNEONi8ReplicateOperands(Inst, true);
3294  }
3295 
3296  static unsigned encodeNeonVMOVImmediate(unsigned Value) {
3297  if (Value >= 256 && Value <= 0xffff)
3298  Value = (Value >> 8) | ((Value & 0xff) ? 0xc00 : 0x200);
3299  else if (Value > 0xffff && Value <= 0xffffff)
3300  Value = (Value >> 16) | ((Value & 0xff) ? 0xd00 : 0x400);
3301  else if (Value > 0xffffff)
3302  Value = (Value >> 24) | 0x600;
3303  return Value;
3304  }
3305 
3306  void addNEONi32vmovOperands(MCInst &Inst, unsigned N) const {
3307  assert(N == 1 && "Invalid number of operands!");
3308  // The immediate encodes the type of constant as well as the value.
3309  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3310  unsigned Value = encodeNeonVMOVImmediate(CE->getValue());
3311  Inst.addOperand(MCOperand::createImm(Value));
3312  }
3313 
3314  void addNEONvmovi8ReplicateOperands(MCInst &Inst, unsigned N) const {
3315  assert(N == 1 && "Invalid number of operands!");
3316  addNEONi8ReplicateOperands(Inst, false);
3317  }
3318 
3319  void addNEONvmovi16ReplicateOperands(MCInst &Inst, unsigned N) const {
3320  assert(N == 1 && "Invalid number of operands!");
3321  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3322  assert((Inst.getOpcode() == ARM::VMOVv4i16 ||
3323  Inst.getOpcode() == ARM::VMOVv8i16 ||
3324  Inst.getOpcode() == ARM::VMVNv4i16 ||
3325  Inst.getOpcode() == ARM::VMVNv8i16) &&
3326  "All instructions that want to replicate non-zero half-word "
3327  "always must be replaced with V{MOV,MVN}v{4,8}i16.");
3328  uint64_t Value = CE->getValue();
3329  unsigned Elem = Value & 0xffff;
3330  if (Elem >= 256)
3331  Elem = (Elem >> 8) | 0x200;
3332  Inst.addOperand(MCOperand::createImm(Elem));
3333  }
3334 
3335  void addNEONi32vmovNegOperands(MCInst &Inst, unsigned N) const {
3336  assert(N == 1 && "Invalid number of operands!");
3337  // The immediate encodes the type of constant as well as the value.
3338  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3339  unsigned Value = encodeNeonVMOVImmediate(~CE->getValue());
3340  Inst.addOperand(MCOperand::createImm(Value));
3341  }
3342 
3343  void addNEONvmovi32ReplicateOperands(MCInst &Inst, unsigned N) const {
3344  assert(N == 1 && "Invalid number of operands!");
3345  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3346  assert((Inst.getOpcode() == ARM::VMOVv2i32 ||
3347  Inst.getOpcode() == ARM::VMOVv4i32 ||
3348  Inst.getOpcode() == ARM::VMVNv2i32 ||
3349  Inst.getOpcode() == ARM::VMVNv4i32) &&
3350  "All instructions that want to replicate non-zero word "
3351  "always must be replaced with V{MOV,MVN}v{2,4}i32.");
3352  uint64_t Value = CE->getValue();
3353  unsigned Elem = encodeNeonVMOVImmediate(Value & 0xffffffff);
3354  Inst.addOperand(MCOperand::createImm(Elem));
3355  }
3356 
3357  void addNEONi64splatOperands(MCInst &Inst, unsigned N) const {
3358  assert(N == 1 && "Invalid number of operands!");
3359  // The immediate encodes the type of constant as well as the value.
3360  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3361  uint64_t Value = CE->getValue();
3362  unsigned Imm = 0;
3363  for (unsigned i = 0; i < 8; ++i, Value >>= 8) {
3364  Imm |= (Value & 1) << i;
3365  }
3366  Inst.addOperand(MCOperand::createImm(Imm | 0x1e00));
3367  }
3368 
3369  void addComplexRotationEvenOperands(MCInst &Inst, unsigned N) const {
3370  assert(N == 1 && "Invalid number of operands!");
3371  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3372  Inst.addOperand(MCOperand::createImm(CE->getValue() / 90));
3373  }
3374 
3375  void addComplexRotationOddOperands(MCInst &Inst, unsigned N) const {
3376  assert(N == 1 && "Invalid number of operands!");
3377  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3378  Inst.addOperand(MCOperand::createImm((CE->getValue() - 90) / 180));
3379  }
3380 
3381  void addMveSaturateOperands(MCInst &Inst, unsigned N) const {
3382  assert(N == 1 && "Invalid number of operands!");
3383  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
3384  unsigned Imm = CE->getValue();
3385  assert((Imm == 48 || Imm == 64) && "Invalid saturate operand");
3386  Inst.addOperand(MCOperand::createImm(Imm == 48 ? 1 : 0));
3387  }
3388 
3389  void print(raw_ostream &OS) const override;
3390 
3391  static std::unique_ptr<ARMOperand> CreateITMask(unsigned Mask, SMLoc S) {
3392  auto Op = std::make_unique<ARMOperand>(k_ITCondMask);
3393  Op->ITMask.Mask = Mask;
3394  Op->StartLoc = S;
3395  Op->EndLoc = S;
3396  return Op;
3397  }
3398 
3399  static std::unique_ptr<ARMOperand> CreateCondCode(ARMCC::CondCodes CC,
3400  SMLoc S) {
3401  auto Op = std::make_unique<ARMOperand>(k_CondCode);
3402  Op->CC.Val = CC;
3403  Op->StartLoc = S;
3404  Op->EndLoc = S;
3405  return Op;
3406  }
3407 
3408  static std::unique_ptr<ARMOperand> CreateVPTPred(ARMVCC::VPTCodes CC,
3409  SMLoc S) {
3410  auto Op = std::make_unique<ARMOperand>(k_VPTPred);
3411  Op->VCC.Val = CC;
3412  Op->StartLoc = S;
3413  Op->EndLoc = S;
3414  return Op;
3415  }
3416 
3417  static std::unique_ptr<ARMOperand> CreateCoprocNum(unsigned CopVal, SMLoc S) {
3418  auto Op = std::make_unique<ARMOperand>(k_CoprocNum);
3419  Op->Cop.Val = CopVal;
3420  Op->StartLoc = S;
3421  Op->EndLoc = S;
3422  return Op;
3423  }
3424 
3425  static std::unique_ptr<ARMOperand> CreateCoprocReg(unsigned CopVal, SMLoc S) {
3426  auto Op = std::make_unique<ARMOperand>(k_CoprocReg);
3427  Op->Cop.Val = CopVal;
3428  Op->StartLoc = S;
3429  Op->EndLoc = S;
3430  return Op;
3431  }
3432 
3433  static std::unique_ptr<ARMOperand> CreateCoprocOption(unsigned Val, SMLoc S,
3434  SMLoc E) {
3435  auto Op = std::make_unique<ARMOperand>(k_CoprocOption);
3436  Op->Cop.Val = Val;
3437  Op->StartLoc = S;
3438  Op->EndLoc = E;
3439  return Op;
3440  }
3441 
3442  static std::unique_ptr<ARMOperand> CreateCCOut(unsigned RegNum, SMLoc S) {
3443  auto Op = std::make_unique<ARMOperand>(k_CCOut);
3444  Op->Reg.RegNum = RegNum;
3445  Op->StartLoc = S;
3446  Op->EndLoc = S;
3447  return Op;
3448  }
3449 
3450  static std::unique_ptr<ARMOperand> CreateToken(StringRef Str, SMLoc S) {
3451  auto Op = std::make_unique<ARMOperand>(k_Token);
3452  Op->Tok.Data = Str.data();
3453  Op->Tok.Length = Str.size();
3454  Op->StartLoc = S;
3455  Op->EndLoc = S;
3456  return Op;
3457  }
3458 
3459  static std::unique_ptr<ARMOperand> CreateReg(unsigned RegNum, SMLoc S,
3460  SMLoc E) {
3461  auto Op = std::make_unique<ARMOperand>(k_Register);
3462  Op->Reg.RegNum = RegNum;
3463  Op->StartLoc = S;
3464  Op->EndLoc = E;
3465  return Op;
3466  }
3467 
3468  static std::unique_ptr<ARMOperand>
3469  CreateShiftedRegister(ARM_AM::ShiftOpc ShTy, unsigned SrcReg,
3470  unsigned ShiftReg, unsigned ShiftImm, SMLoc S,
3471  SMLoc E) {
3472  auto Op = std::make_unique<ARMOperand>(k_ShiftedRegister);
3473  Op->RegShiftedReg.ShiftTy = ShTy;
3474  Op->RegShiftedReg.SrcReg = SrcReg;
3475  Op->RegShiftedReg.ShiftReg = ShiftReg;
3476  Op->RegShiftedReg.ShiftImm = ShiftImm;
3477  Op->StartLoc = S;
3478  Op->EndLoc = E;
3479  return Op;
3480  }
3481 
3482  static std::unique_ptr<ARMOperand>
3483  CreateShiftedImmediate(ARM_AM::ShiftOpc ShTy, unsigned SrcReg,
3484  unsigned ShiftImm, SMLoc S, SMLoc E) {
3485  auto Op = std::make_unique<ARMOperand>(k_ShiftedImmediate);
3486  Op->RegShiftedImm.ShiftTy = ShTy;
3487  Op->RegShiftedImm.SrcReg = SrcReg;
3488  Op->RegShiftedImm.ShiftImm = ShiftImm;
3489  Op->StartLoc = S;
3490  Op->EndLoc = E;
3491  return Op;
3492  }
3493 
3494  static std::unique_ptr<ARMOperand> CreateShifterImm(bool isASR, unsigned Imm,
3495  SMLoc S, SMLoc E) {
3496  auto Op = std::make_unique<ARMOperand>(k_ShifterImmediate);
3497  Op->ShifterImm.isASR = isASR;
3498  Op->ShifterImm.Imm = Imm;
3499  Op->StartLoc = S;
3500  Op->EndLoc = E;
3501  return Op;
3502  }
3503 
3504  static std::unique_ptr<ARMOperand> CreateRotImm(unsigned Imm, SMLoc S,
3505  SMLoc E) {
3506  auto Op = std::make_unique<ARMOperand>(k_RotateImmediate);
3507  Op->RotImm.Imm = Imm;
3508  Op->StartLoc = S;
3509  Op->EndLoc = E;
3510  return Op;
3511  }
3512 
3513  static std::unique_ptr<ARMOperand> CreateModImm(unsigned Bits, unsigned Rot,
3514  SMLoc S, SMLoc E) {
3515  auto Op = std::make_unique<ARMOperand>(k_ModifiedImmediate);
3516  Op->ModImm.Bits = Bits;
3517  Op->ModImm.Rot = Rot;
3518  Op->StartLoc = S;
3519  Op->EndLoc = E;
3520  return Op;
3521  }
3522 
3523  static std::unique_ptr<ARMOperand>
3524  CreateConstantPoolImm(const MCExpr *Val, SMLoc S, SMLoc E) {
3525  auto Op = std::make_unique<ARMOperand>(k_ConstantPoolImmediate);
3526  Op->Imm.Val = Val;
3527  Op->StartLoc = S;
3528  Op->EndLoc = E;
3529  return Op;
3530  }
3531 
3532  static std::unique_ptr<ARMOperand>
3533  CreateBitfield(unsigned LSB, unsigned Width, SMLoc S, SMLoc E) {
3534  auto Op = std::make_unique<ARMOperand>(k_BitfieldDescriptor);
3535  Op->Bitfield.LSB = LSB;
3536  Op->Bitfield.Width = Width;
3537  Op->StartLoc = S;
3538  Op->EndLoc = E;
3539  return Op;
3540  }
3541 
3542  static std::unique_ptr<ARMOperand>
3543  CreateRegList(SmallVectorImpl<std::pair<unsigned, unsigned>> &Regs,
3544  SMLoc StartLoc, SMLoc EndLoc) {
3545  assert(Regs.size() > 0 && "RegList contains no registers?");
3546  KindTy Kind = k_RegisterList;
3547 
3548  if (ARMMCRegisterClasses[ARM::DPRRegClassID].contains(
3549  Regs.front().second)) {
3550  if (Regs.back().second == ARM::VPR)
3551  Kind = k_FPDRegisterListWithVPR;
3552  else
3553  Kind = k_DPRRegisterList;
3554  } else if (ARMMCRegisterClasses[ARM::SPRRegClassID].contains(
3555  Regs.front().second)) {
3556  if (Regs.back().second == ARM::VPR)
3557  Kind = k_FPSRegisterListWithVPR;
3558  else
3559  Kind = k_SPRRegisterList;
3560  }
3561 
3562  if (Kind == k_RegisterList && Regs.back().second == ARM::APSR)
3563  Kind = k_RegisterListWithAPSR;
3564 
3565  assert(std::is_sorted(Regs.begin(), Regs.end()) &&
3566  "Register list must be sorted by encoding");
3567 
3568  auto Op = std::make_unique<ARMOperand>(Kind);
3569  for (const auto &P : Regs)
3570  Op->Registers.push_back(P.second);
3571 
3572  Op->StartLoc = StartLoc;
3573  Op->EndLoc = EndLoc;
3574  return Op;
3575  }
3576 
3577  static std::unique_ptr<ARMOperand> CreateVectorList(unsigned RegNum,
3578  unsigned Count,
3579  bool isDoubleSpaced,
3580  SMLoc S, SMLoc E) {
3581  auto Op = std::make_unique<ARMOperand>(k_VectorList);
3582  Op->VectorList.RegNum = RegNum;
3583  Op->VectorList.Count = Count;
3584  Op->VectorList.isDoubleSpaced = isDoubleSpaced;
3585  Op->StartLoc = S;
3586  Op->EndLoc = E;
3587  return Op;
3588  }
3589 
3590  static std::unique_ptr<ARMOperand>
3591  CreateVectorListAllLanes(unsigned RegNum, unsigned Count, bool isDoubleSpaced,
3592  SMLoc S, SMLoc E) {
3593  auto Op = std::make_unique<ARMOperand>(k_VectorListAllLanes);
3594  Op->VectorList.RegNum = RegNum;
3595  Op->VectorList.Count = Count;
3596  Op->VectorList.isDoubleSpaced = isDoubleSpaced;
3597  Op->StartLoc = S;
3598  Op->EndLoc = E;
3599  return Op;
3600  }
3601 
3602  static std::unique_ptr<ARMOperand>
3603  CreateVectorListIndexed(unsigned RegNum, unsigned Count, unsigned Index,
3604  bool isDoubleSpaced, SMLoc S, SMLoc E) {
3605  auto Op = std::make_unique<ARMOperand>(k_VectorListIndexed);
3606  Op->VectorList.RegNum = RegNum;
3607  Op->VectorList.Count = Count;
3608  Op->VectorList.LaneIndex = Index;
3609  Op->VectorList.isDoubleSpaced = isDoubleSpaced;
3610  Op->StartLoc = S;
3611  Op->EndLoc = E;
3612  return Op;
3613  }
3614 
3615  static std::unique_ptr<ARMOperand>
3616  CreateVectorIndex(unsigned Idx, SMLoc S, SMLoc E, MCContext &Ctx) {
3617  auto Op = std::make_unique<ARMOperand>(k_VectorIndex);
3618  Op->VectorIndex.Val = Idx;
3619  Op->StartLoc = S;
3620  Op->EndLoc = E;
3621  return Op;
3622  }
3623 
3624  static std::unique_ptr<ARMOperand> CreateImm(const MCExpr *Val, SMLoc S,
3625  SMLoc E) {
3626  auto Op = std::make_unique<ARMOperand>(k_Immediate);
3627  Op->Imm.Val = Val;
3628  Op->StartLoc = S;
3629  Op->EndLoc = E;
3630  return Op;
3631  }
3632 
3633  static std::unique_ptr<ARMOperand>
3634  CreateMem(unsigned BaseRegNum, const MCConstantExpr *OffsetImm,
3635  unsigned OffsetRegNum, ARM_AM::ShiftOpc ShiftType,
3636  unsigned ShiftImm, unsigned Alignment, bool isNegative, SMLoc S,
3637  SMLoc E, SMLoc AlignmentLoc = SMLoc()) {
3638  auto Op = std::make_unique<ARMOperand>(k_Memory);
3639  Op->Memory.BaseRegNum = BaseRegNum;
3640  Op->Memory.OffsetImm = OffsetImm;
3641  Op->Memory.OffsetRegNum = OffsetRegNum;
3642  Op->Memory.ShiftType = ShiftType;
3643  Op->Memory.ShiftImm = ShiftImm;
3644  Op->Memory.Alignment = Alignment;
3645  Op->Memory.isNegative = isNegative;
3646  Op->StartLoc = S;
3647  Op->EndLoc = E;
3648  Op->AlignmentLoc = AlignmentLoc;
3649  return Op;
3650  }
3651 
3652  static std::unique_ptr<ARMOperand>
3653  CreatePostIdxReg(unsigned RegNum, bool isAdd, ARM_AM::ShiftOpc ShiftTy,
3654  unsigned ShiftImm, SMLoc S, SMLoc E) {
3655  auto Op = std::make_unique<ARMOperand>(k_PostIndexRegister);
3656  Op->PostIdxReg.RegNum = RegNum;
3657  Op->PostIdxReg.isAdd = isAdd;
3658  Op->PostIdxReg.ShiftTy = ShiftTy;
3659  Op->PostIdxReg.ShiftImm = ShiftImm;
3660  Op->StartLoc = S;
3661  Op->EndLoc = E;
3662  return Op;
3663  }
3664 
3665  static std::unique_ptr<ARMOperand> CreateMemBarrierOpt(ARM_MB::MemBOpt Opt,
3666  SMLoc S) {
3667  auto Op = std::make_unique<ARMOperand>(k_MemBarrierOpt);
3668  Op->MBOpt.Val = Opt;
3669  Op->StartLoc = S;
3670  Op->EndLoc = S;
3671  return Op;
3672  }
3673 
3674  static std::unique_ptr<ARMOperand>
3675  CreateInstSyncBarrierOpt(ARM_ISB::InstSyncBOpt Opt, SMLoc S) {
3676  auto Op = std::make_unique<ARMOperand>(k_InstSyncBarrierOpt);
3677  Op->ISBOpt.Val = Opt;
3678  Op->StartLoc = S;
3679  Op->EndLoc = S;
3680  return Op;
3681  }
3682 
3683  static std::unique_ptr<ARMOperand>
3684  CreateTraceSyncBarrierOpt(ARM_TSB::TraceSyncBOpt Opt, SMLoc S) {
3685  auto Op = std::make_unique<ARMOperand>(k_TraceSyncBarrierOpt);
3686  Op->TSBOpt.Val = Opt;
3687  Op->StartLoc = S;
3688  Op->EndLoc = S;
3689  return Op;
3690  }
3691 
3692  static std::unique_ptr<ARMOperand> CreateProcIFlags(ARM_PROC::IFlags IFlags,
3693  SMLoc S) {
3694  auto Op = std::make_unique<ARMOperand>(k_ProcIFlags);
3695  Op->IFlags.Val = IFlags;
3696  Op->StartLoc = S;
3697  Op->EndLoc = S;
3698  return Op;
3699  }
3700 
3701  static std::unique_ptr<ARMOperand> CreateMSRMask(unsigned MMask, SMLoc S) {
3702  auto Op = std::make_unique<ARMOperand>(k_MSRMask);
3703  Op->MMask.Val = MMask;
3704  Op->StartLoc = S;
3705  Op->EndLoc = S;
3706  return Op;
3707  }
3708 
3709  static std::unique_ptr<ARMOperand> CreateBankedReg(unsigned Reg, SMLoc S) {
3710  auto Op = std::make_unique<ARMOperand>(k_BankedReg);
3711  Op->BankedReg.Val = Reg;
3712  Op->StartLoc = S;
3713  Op->EndLoc = S;
3714  return Op;
3715  }
3716 };
3717 
3718 } // end anonymous namespace.
3719 
3720 void ARMOperand::print(raw_ostream &OS) const {
3721  auto RegName = [](unsigned Reg) {
3722  if (Reg)
3724  else
3725  return "noreg";
3726  };
3727 
3728  switch (Kind) {
3729  case k_CondCode:
3730  OS << "<ARMCC::" << ARMCondCodeToString(getCondCode()) << ">";
3731  break;
3732  case k_VPTPred:
3733  OS << "<ARMVCC::" << ARMVPTPredToString(getVPTPred()) << ">";
3734  break;
3735  case k_CCOut:
3736  OS << "<ccout " << RegName(getReg()) << ">";
3737  break;
3738  case k_ITCondMask: {
3739  static const char *const MaskStr[] = {
3740  "(invalid)", "(tttt)", "(ttt)", "(ttte)",
3741  "(tt)", "(ttet)", "(tte)", "(ttee)",
3742  "(t)", "(tett)", "(tet)", "(tete)",
3743  "(te)", "(teet)", "(tee)", "(teee)",
3744  };
3745  assert((ITMask.Mask & 0xf) == ITMask.Mask);
3746  OS << "<it-mask " << MaskStr[ITMask.Mask] << ">";
3747  break;
3748  }
3749  case k_CoprocNum:
3750  OS << "<coprocessor number: " << getCoproc() << ">";
3751  break;
3752  case k_CoprocReg:
3753  OS << "<coprocessor register: " << getCoproc() << ">";
3754  break;
3755  case k_CoprocOption:
3756  OS << "<coprocessor option: " << CoprocOption.Val << ">";
3757  break;
3758  case k_MSRMask:
3759  OS << "<mask: " << getMSRMask() << ">";
3760  break;
3761  case k_BankedReg:
3762  OS << "<banked reg: " << getBankedReg() << ">";
3763  break;
3764  case k_Immediate:
3765  OS << *getImm();
3766  break;
3767  case k_MemBarrierOpt:
3768  OS << "<ARM_MB::" << MemBOptToString(getMemBarrierOpt(), false) << ">";
3769  break;
3770  case k_InstSyncBarrierOpt:
3771  OS << "<ARM_ISB::" << InstSyncBOptToString(getInstSyncBarrierOpt()) << ">";
3772  break;
3773  case k_TraceSyncBarrierOpt:
3774  OS << "<ARM_TSB::" << TraceSyncBOptToString(getTraceSyncBarrierOpt()) << ">";
3775  break;
3776  case k_Memory:
3777  OS << "<memory";
3778  if (Memory.BaseRegNum)
3779  OS << " base:" << RegName(Memory.BaseRegNum);
3780  if (Memory.OffsetImm)
3781  OS << " offset-imm:" << *Memory.OffsetImm;
3782  if (Memory.OffsetRegNum)
3783  OS << " offset-reg:" << (Memory.isNegative ? "-" : "")
3784  << RegName(Memory.OffsetRegNum);
3785  if (Memory.ShiftType != ARM_AM::no_shift) {
3786  OS << " shift-type:" << ARM_AM::getShiftOpcStr(Memory.ShiftType);
3787  OS << " shift-imm:" << Memory.ShiftImm;
3788  }
3789  if (Memory.Alignment)
3790  OS << " alignment:" << Memory.Alignment;
3791  OS << ">";
3792  break;
3793  case k_PostIndexRegister:
3794  OS << "post-idx register " << (PostIdxReg.isAdd ? "" : "-")
3795  << RegName(PostIdxReg.RegNum);
3796  if (PostIdxReg.ShiftTy != ARM_AM::no_shift)
3797  OS << ARM_AM::getShiftOpcStr(PostIdxReg.ShiftTy) << " "
3798  << PostIdxReg.ShiftImm;
3799  OS << ">";
3800  break;
3801  case k_ProcIFlags: {
3802  OS << "<ARM_PROC::";
3803  unsigned IFlags = getProcIFlags();
3804  for (int i=2; i >= 0; --i)
3805  if (IFlags & (1 << i))
3806  OS << ARM_PROC::IFlagsToString(1 << i);
3807  OS << ">";
3808  break;
3809  }
3810  case k_Register:
3811  OS << "<register " << RegName(getReg()) << ">";
3812  break;
3813  case k_ShifterImmediate:
3814  OS << "<shift " << (ShifterImm.isASR ? "asr" : "lsl")
3815  << " #" << ShifterImm.Imm << ">";
3816  break;
3817  case k_ShiftedRegister:
3818  OS << "<so_reg_reg " << RegName(RegShiftedReg.SrcReg) << " "
3819  << ARM_AM::getShiftOpcStr(RegShiftedReg.ShiftTy) << " "
3820  << RegName(RegShiftedReg.ShiftReg) << ">";
3821  break;
3822  case k_ShiftedImmediate:
3823  OS << "<so_reg_imm " << RegName(RegShiftedImm.SrcReg) << " "
3824  << ARM_AM::getShiftOpcStr(RegShiftedImm.ShiftTy) << " #"
3825  << RegShiftedImm.ShiftImm << ">";
3826  break;
3827  case k_RotateImmediate:
3828  OS << "<ror " << " #" << (RotImm.Imm * 8) << ">";
3829  break;
3830  case k_ModifiedImmediate:
3831  OS << "<mod_imm #" << ModImm.Bits << ", #"
3832  << ModImm.Rot << ")>";
3833  break;
3834  case k_ConstantPoolImmediate:
3835  OS << "<constant_pool_imm #" << *getConstantPoolImm();
3836  break;
3837  case k_BitfieldDescriptor:
3838  OS << "<bitfield " << "lsb: " << Bitfield.LSB
3839  << ", width: " << Bitfield.Width << ">";
3840  break;
3841  case k_RegisterList:
3842  case k_RegisterListWithAPSR:
3843  case k_DPRRegisterList:
3844  case k_SPRRegisterList:
3845  case k_FPSRegisterListWithVPR:
3846  case k_FPDRegisterListWithVPR: {
3847  OS << "<register_list ";
3848 
3849  const SmallVectorImpl<unsigned> &RegList = getRegList();
3851  I = RegList.begin(), E = RegList.end(); I != E; ) {
3852  OS << RegName(*I);
3853  if (++I < E) OS << ", ";
3854  }
3855 
3856  OS << ">";
3857  break;
3858  }
3859  case k_VectorList:
3860  OS << "<vector_list " << VectorList.Count << " * "
3861  << RegName(VectorList.RegNum) << ">";
3862  break;
3863  case k_VectorListAllLanes:
3864  OS << "<vector_list(all lanes) " << VectorList.Count << " * "
3865  << RegName(VectorList.RegNum) << ">";
3866  break;
3867  case k_VectorListIndexed:
3868  OS << "<vector_list(lane " << VectorList.LaneIndex << ") "
3869  << VectorList.Count << " * " << RegName(VectorList.RegNum) << ">";
3870  break;
3871  case k_Token:
3872  OS << "'" << getToken() << "'";
3873  break;
3874  case k_VectorIndex:
3875  OS << "<vectorindex " << getVectorIndex() << ">";
3876  break;
3877  }
3878 }
3879 
3880 /// @name Auto-generated Match Functions
3881 /// {
3882 
3883 static unsigned MatchRegisterName(StringRef Name);
3884 
3885 /// }
3886 
3887 bool ARMAsmParser::ParseRegister(unsigned &RegNo,
3888  SMLoc &StartLoc, SMLoc &EndLoc) {
3889  const AsmToken &Tok = getParser().getTok();
3890  StartLoc = Tok.getLoc();
3891  EndLoc = Tok.getEndLoc();
3892  RegNo = tryParseRegister();
3893 
3894  return (RegNo == (unsigned)-1);
3895 }
3896 
3897 /// Try to parse a register name. The token must be an Identifier when called,
3898 /// and if it is a register name the token is eaten and the register number is
3899 /// returned. Otherwise return -1.
3900 int ARMAsmParser::tryParseRegister() {
3901  MCAsmParser &Parser = getParser();
3902  const AsmToken &Tok = Parser.getTok();
3903  if (Tok.isNot(AsmToken::Identifier)) return -1;
3904 
3905  std::string lowerCase = Tok.getString().lower();
3906  unsigned RegNum = MatchRegisterName(lowerCase);
3907  if (!RegNum) {
3908  RegNum = StringSwitch<unsigned>(lowerCase)
3909  .Case("r13", ARM::SP)
3910  .Case("r14", ARM::LR)
3911  .Case("r15", ARM::PC)
3912  .Case("ip", ARM::R12)
3913  // Additional register name aliases for 'gas' compatibility.
3914  .Case("a1", ARM::R0)
3915  .Case("a2", ARM::R1)
3916  .Case("a3", ARM::R2)
3917  .Case("a4", ARM::R3)
3918  .Case("v1", ARM::R4)
3919  .Case("v2", ARM::R5)
3920  .Case("v3", ARM::R6)
3921  .Case("v4", ARM::R7)
3922  .Case("v5", ARM::R8)
3923  .Case("v6", ARM::R9)
3924  .Case("v7", ARM::R10)
3925  .Case("v8", ARM::R11)
3926  .Case("sb", ARM::R9)
3927  .Case("sl", ARM::R10)
3928  .Case("fp", ARM::R11)
3929  .Default(0);
3930  }
3931  if (!RegNum) {
3932  // Check for aliases registered via .req. Canonicalize to lower case.
3933  // That's more consistent since register names are case insensitive, and
3934  // it's how the original entry was passed in from MC/MCParser/AsmParser.
3935  StringMap<unsigned>::const_iterator Entry = RegisterReqs.find(lowerCase);
3936  // If no match, return failure.
3937  if (Entry == RegisterReqs.end())
3938  return -1;
3939  Parser.Lex(); // Eat identifier token.
3940  return Entry->getValue();
3941  }
3942 
3943  // Some FPUs only have 16 D registers, so D16-D31 are invalid
3944  if (!hasD32() && RegNum >= ARM::D16 && RegNum <= ARM::D31)
3945  return -1;
3946 
3947  Parser.Lex(); // Eat identifier token.
3948 
3949  return RegNum;
3950 }
3951 
3952 // Try to parse a shifter (e.g., "lsl <amt>"). On success, return 0.
3953 // If a recoverable error occurs, return 1. If an irrecoverable error
3954 // occurs, return -1. An irrecoverable error is one where tokens have been
3955 // consumed in the process of trying to parse the shifter (i.e., when it is
3956 // indeed a shifter operand, but malformed).
3957 int ARMAsmParser::tryParseShiftRegister(OperandVector &Operands) {
3958  MCAsmParser &Parser = getParser();
3959  SMLoc S = Parser.getTok().getLoc();
3960  const AsmToken &Tok = Parser.getTok();
3961  if (Tok.isNot(AsmToken::Identifier))
3962  return -1;
3963 
3964  std::string lowerCase = Tok.getString().lower();
3966  .Case("asl", ARM_AM::lsl)
3967  .Case("lsl", ARM_AM::lsl)
3968  .Case("lsr", ARM_AM::lsr)
3969  .Case("asr", ARM_AM::asr)
3970  .Case("ror", ARM_AM::ror)
3971  .Case("rrx", ARM_AM::rrx)
3973 
3974  if (ShiftTy == ARM_AM::no_shift)
3975  return 1;
3976 
3977  Parser.Lex(); // Eat the operator.
3978 
3979  // The source register for the shift has already been added to the
3980  // operand list, so we need to pop it off and combine it into the shifted
3981  // register operand instead.
3982  std::unique_ptr<ARMOperand> PrevOp(
3983  (ARMOperand *)Operands.pop_back_val().release());
3984  if (!PrevOp->isReg())
3985  return Error(PrevOp->getStartLoc(), "shift must be of a register");
3986  int SrcReg = PrevOp->getReg();
3987 
3988  SMLoc EndLoc;
3989  int64_t Imm = 0;
3990  int ShiftReg = 0;
3991  if (ShiftTy == ARM_AM::rrx) {
3992  // RRX Doesn't have an explicit shift amount. The encoder expects
3993  // the shift register to be the same as the source register. Seems odd,
3994  // but OK.
3995  ShiftReg = SrcReg;
3996  } else {
3997  // Figure out if this is shifted by a constant or a register (for non-RRX).
3998  if (Parser.getTok().is(AsmToken::Hash) ||
3999  Parser.getTok().is(AsmToken::Dollar)) {
4000  Parser.Lex(); // Eat hash.
4001  SMLoc ImmLoc = Parser.getTok().getLoc();
4002  const MCExpr *ShiftExpr = nullptr;
4003  if (getParser().parseExpression(ShiftExpr, EndLoc)) {
4004  Error(ImmLoc, "invalid immediate shift value");
4005  return -1;
4006  }
4007  // The expression must be evaluatable as an immediate.
4008  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(ShiftExpr);
4009  if (!CE) {
4010  Error(ImmLoc, "invalid immediate shift value");
4011  return -1;
4012  }
4013  // Range check the immediate.
4014  // lsl, ror: 0 <= imm <= 31
4015  // lsr, asr: 0 <= imm <= 32
4016  Imm = CE->getValue();
4017  if (Imm < 0 ||
4018  ((ShiftTy == ARM_AM::lsl || ShiftTy == ARM_AM::ror) && Imm > 31) ||
4019  ((ShiftTy == ARM_AM::lsr || ShiftTy == ARM_AM::asr) && Imm > 32)) {
4020  Error(ImmLoc, "immediate shift value out of range");
4021  return -1;
4022  }
4023  // shift by zero is a nop. Always send it through as lsl.
4024  // ('as' compatibility)
4025  if (Imm == 0)
4026  ShiftTy = ARM_AM::lsl;
4027  } else if (Parser.getTok().is(AsmToken::Identifier)) {
4028  SMLoc L = Parser.getTok().getLoc();
4029  EndLoc = Parser.getTok().getEndLoc();
4030  ShiftReg = tryParseRegister();
4031  if (ShiftReg == -1) {
4032  Error(L, "expected immediate or register in shift operand");
4033  return -1;
4034  }
4035  } else {
4036  Error(Parser.getTok().getLoc(),
4037  "expected immediate or register in shift operand");
4038  return -1;
4039  }
4040  }
4041 
4042  if (ShiftReg && ShiftTy != ARM_AM::rrx)
4043  Operands.push_back(ARMOperand::CreateShiftedRegister(ShiftTy, SrcReg,
4044  ShiftReg, Imm,
4045  S, EndLoc));
4046  else
4047  Operands.push_back(ARMOperand::CreateShiftedImmediate(ShiftTy, SrcReg, Imm,
4048  S, EndLoc));
4049 
4050  return 0;
4051 }
4052 
4053 /// Try to parse a register name. The token must be an Identifier when called.
4054 /// If it's a register, an AsmOperand is created. Another AsmOperand is created
4055 /// if there is a "writeback". 'true' if it's not a register.
4056 ///
4057 /// TODO this is likely to change to allow different register types and or to
4058 /// parse for a specific register type.
4059 bool ARMAsmParser::tryParseRegisterWithWriteBack(OperandVector &Operands) {
4060  MCAsmParser &Parser = getParser();
4061  SMLoc RegStartLoc = Parser.getTok().getLoc();
4062  SMLoc RegEndLoc = Parser.getTok().getEndLoc();
4063  int RegNo = tryParseRegister();
4064  if (RegNo == -1)
4065  return true;
4066 
4067  Operands.push_back(ARMOperand::CreateReg(RegNo, RegStartLoc, RegEndLoc));
4068 
4069  const AsmToken &ExclaimTok = Parser.getTok();
4070  if (ExclaimTok.is(AsmToken::Exclaim)) {
4071  Operands.push_back(ARMOperand::CreateToken(ExclaimTok.getString(),
4072  ExclaimTok.getLoc()));
4073  Parser.Lex(); // Eat exclaim token
4074  return false;
4075  }
4076 
4077  // Also check for an index operand. This is only legal for vector registers,
4078  // but that'll get caught OK in operand matching, so we don't need to
4079  // explicitly filter everything else out here.
4080  if (Parser.getTok().is(AsmToken::LBrac)) {
4081  SMLoc SIdx = Parser.getTok().getLoc();
4082  Parser.Lex(); // Eat left bracket token.
4083 
4084  const MCExpr *ImmVal;
4085  if (getParser().parseExpression(ImmVal))
4086  return true;
4087  const MCConstantExpr *MCE = dyn_cast<MCConstantExpr>(ImmVal);
4088  if (!MCE)
4089  return TokError("immediate value expected for vector index");
4090 
4091  if (Parser.getTok().isNot(AsmToken::RBrac))
4092  return Error(Parser.getTok().getLoc(), "']' expected");
4093 
4094  SMLoc E = Parser.getTok().getEndLoc();
4095  Parser.Lex(); // Eat right bracket token.
4096 
4097  Operands.push_back(ARMOperand::CreateVectorIndex(MCE->getValue(),
4098  SIdx, E,
4099  getContext()));
4100  }
4101 
4102  return false;
4103 }
4104 
4105 /// MatchCoprocessorOperandName - Try to parse an coprocessor related
4106 /// instruction with a symbolic operand name.
4107 /// We accept "crN" syntax for GAS compatibility.
4108 /// <operand-name> ::= <prefix><number>
4109 /// If CoprocOp is 'c', then:
4110 /// <prefix> ::= c | cr
4111 /// If CoprocOp is 'p', then :
4112 /// <prefix> ::= p
4113 /// <number> ::= integer in range [0, 15]
4114 static int MatchCoprocessorOperandName(StringRef Name, char CoprocOp) {
4115  // Use the same layout as the tablegen'erated register name matcher. Ugly,
4116  // but efficient.
4117  if (Name.size() < 2 || Name[0] != CoprocOp)
4118  return -1;
4119  Name = (Name[1] == 'r') ? Name.drop_front(2) : Name.drop_front();
4120 
4121  switch (Name.size()) {
4122  default: return -1;
4123  case 1:
4124  switch (Name[0]) {
4125  default: return -1;
4126  case '0': return 0;
4127  case '1': return 1;
4128  case '2': return 2;
4129  case '3': return 3;
4130  case '4': return 4;
4131  case '5': return 5;
4132  case '6': return 6;
4133  case '7': return 7;
4134  case '8': return 8;
4135  case '9': return 9;
4136  }
4137  case 2:
4138  if (Name[0] != '1')
4139  return -1;
4140  switch (Name[1]) {
4141  default: return -1;
4142  // CP10 and CP11 are VFP/NEON and so vector instructions should be used.
4143  // However, old cores (v5/v6) did use them in that way.
4144  case '0': return 10;
4145  case '1': return 11;
4146  case '2': return 12;
4147  case '3': return 13;
4148  case '4': return 14;
4149  case '5': return 15;
4150  }
4151  }
4152 }
4153 
4154 /// parseITCondCode - Try to parse a condition code for an IT instruction.
4156 ARMAsmParser::parseITCondCode(OperandVector &Operands) {
4157  MCAsmParser &Parser = getParser();
4158  SMLoc S = Parser.getTok().getLoc();
4159  const AsmToken &Tok = Parser.getTok();
4160  if (!Tok.is(AsmToken::Identifier))
4161  return MatchOperand_NoMatch;
4162  unsigned CC = ARMCondCodeFromString(Tok.getString());
4163  if (CC == ~0U)
4164  return MatchOperand_NoMatch;
4165  Parser.Lex(); // Eat the token.
4166 
4167  Operands.push_back(ARMOperand::CreateCondCode(ARMCC::CondCodes(CC), S));
4168 
4169  return MatchOperand_Success;
4170 }
4171 
4172 /// parseCoprocNumOperand - Try to parse an coprocessor number operand. The
4173 /// token must be an Identifier when called, and if it is a coprocessor
4174 /// number, the token is eaten and the operand is added to the operand list.
4176 ARMAsmParser::parseCoprocNumOperand(OperandVector &Operands) {
4177  MCAsmParser &Parser = getParser();
4178  SMLoc S = Parser.getTok().getLoc();
4179  const AsmToken &Tok = Parser.getTok();
4180  if (Tok.isNot(AsmToken::Identifier))
4181  return MatchOperand_NoMatch;
4182 
4183  int Num = MatchCoprocessorOperandName(Tok.getString().lower(), 'p');
4184  if (Num == -1)
4185  return MatchOperand_NoMatch;
4186  if (!isValidCoprocessorNumber(Num, getSTI().getFeatureBits()))
4187  return MatchOperand_NoMatch;
4188 
4189  Parser.Lex(); // Eat identifier token.
4190  Operands.push_back(ARMOperand::CreateCoprocNum(Num, S));
4191  return MatchOperand_Success;
4192 }
4193 
4194 /// parseCoprocRegOperand - Try to parse an coprocessor register operand. The
4195 /// token must be an Identifier when called, and if it is a coprocessor
4196 /// number, the token is eaten and the operand is added to the operand list.
4198 ARMAsmParser::parseCoprocRegOperand(OperandVector &Operands) {
4199  MCAsmParser &Parser = getParser();
4200  SMLoc S = Parser.getTok().getLoc();
4201  const AsmToken &Tok = Parser.getTok();
4202  if (Tok.isNot(AsmToken::Identifier))
4203  return MatchOperand_NoMatch;
4204 
4205  int Reg = MatchCoprocessorOperandName(Tok.getString().lower(), 'c');
4206  if (Reg == -1)
4207  return MatchOperand_NoMatch;
4208 
4209  Parser.Lex(); // Eat identifier token.
4210  Operands.push_back(ARMOperand::CreateCoprocReg(Reg, S));
4211  return MatchOperand_Success;
4212 }
4213 
4214 /// parseCoprocOptionOperand - Try to parse an coprocessor option operand.
4215 /// coproc_option : '{' imm0_255 '}'
4217 ARMAsmParser::parseCoprocOptionOperand(OperandVector &Operands) {
4218  MCAsmParser &Parser = getParser();
4219  SMLoc S = Parser.getTok().getLoc();
4220 
4221  // If this isn't a '{', this isn't a coprocessor immediate operand.
4222  if (Parser.getTok().isNot(AsmToken::LCurly))
4223  return MatchOperand_NoMatch;
4224  Parser.Lex(); // Eat the '{'
4225 
4226  const MCExpr *Expr;
4227  SMLoc Loc = Parser.getTok().getLoc();
4228  if (getParser().parseExpression(Expr)) {
4229  Error(Loc, "illegal expression");
4230  return MatchOperand_ParseFail;
4231  }
4232  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Expr);
4233  if (!CE || CE->getValue() < 0 || CE->getValue() > 255) {
4234  Error(Loc, "coprocessor option must be an immediate in range [0, 255]");
4235  return MatchOperand_ParseFail;
4236  }
4237  int Val = CE->getValue();
4238 
4239  // Check for and consume the closing '}'
4240  if (Parser.getTok().isNot(AsmToken::RCurly))
4241  return MatchOperand_ParseFail;
4242  SMLoc E = Parser.getTok().getEndLoc();
4243  Parser.Lex(); // Eat the '}'
4244 
4245  Operands.push_back(ARMOperand::CreateCoprocOption(Val, S, E));
4246  return MatchOperand_Success;
4247 }
4248 
4249 // For register list parsing, we need to map from raw GPR register numbering
4250 // to the enumeration values. The enumeration values aren't sorted by
4251 // register number due to our using "sp", "lr" and "pc" as canonical names.
4252 static unsigned getNextRegister(unsigned Reg) {
4253  // If this is a GPR, we need to do it manually, otherwise we can rely
4254  // on the sort ordering of the enumeration since the other reg-classes
4255  // are sane.
4256  if (!ARMMCRegisterClasses[ARM::GPRRegClassID].contains(Reg))
4257  return Reg + 1;
4258  switch(Reg) {
4259  default: llvm_unreachable("Invalid GPR number!");
4260  case ARM::R0: return ARM::R1; case ARM::R1: return ARM::R2;
4261  case ARM::R2: return ARM::R3; case ARM::R3: return ARM::R4;
4262  case ARM::R4: return ARM::R5; case ARM::R5: return ARM::R6;
4263  case ARM::R6: return ARM::R7; case ARM::R7: return ARM::R8;
4264  case ARM::R8: return ARM::R9; case ARM::R9: return ARM::R10;
4265  case ARM::R10: return ARM::R11; case ARM::R11: return ARM::R12;
4266  case ARM::R12: return ARM::SP; case ARM::SP: return ARM::LR;
4267  case ARM::LR: return ARM::PC; case ARM::PC: return ARM::R0;
4268  }
4269 }
4270 
4271 // Insert an <Encoding, Register> pair in an ordered vector. Return true on
4272 // success, or false, if duplicate encoding found.
4273 static bool
4274 insertNoDuplicates(SmallVectorImpl<std::pair<unsigned, unsigned>> &Regs,
4275  unsigned Enc, unsigned Reg) {
4276  Regs.emplace_back(Enc, Reg);
4277  for (auto I = Regs.rbegin(), J = I + 1, E = Regs.rend(); J != E; ++I, ++J) {
4278  if (J->first == Enc) {
4279  Regs.erase(J.base());
4280  return false;
4281  }
4282  if (J->first < Enc)
4283  break;
4284  std::swap(*I, *J);
4285  }
4286  return true;
4287 }
4288 
4289 /// Parse a register list.
4290 bool ARMAsmParser::parseRegisterList(OperandVector &Operands,
4291  bool EnforceOrder) {
4292  MCAsmParser &Parser = getParser();
4293  if (Parser.getTok().isNot(AsmToken::LCurly))
4294  return TokError("Token is not a Left Curly Brace");
4295  SMLoc S = Parser.getTok().getLoc();
4296  Parser.Lex(); // Eat '{' token.
4297  SMLoc RegLoc = Parser.getTok().getLoc();
4298 
4299  // Check the first register in the list to see what register class
4300  // this is a list of.
4301  int Reg = tryParseRegister();
4302  if (Reg == -1)
4303  return Error(RegLoc, "register expected");
4304 
4305  // The reglist instructions have at most 16 registers, so reserve
4306  // space for that many.
4307  int EReg = 0;
4309 
4310  // Allow Q regs and just interpret them as the two D sub-registers.
4311  if (ARMMCRegisterClasses[ARM::QPRRegClassID].contains(Reg)) {
4312  Reg = getDRegFromQReg(Reg);
4313  EReg = MRI->getEncodingValue(Reg);
4314  Registers.emplace_back(EReg, Reg);
4315  ++Reg;
4316  }
4317  const MCRegisterClass *RC;
4318  if (ARMMCRegisterClasses[ARM::GPRRegClassID].contains(Reg))
4319  RC = &ARMMCRegisterClasses[ARM::GPRRegClassID];
4320  else if (ARMMCRegisterClasses[ARM::DPRRegClassID].contains(Reg))
4321  RC = &ARMMCRegisterClasses[ARM::DPRRegClassID];
4322  else if (ARMMCRegisterClasses[ARM::SPRRegClassID].contains(Reg))
4323  RC = &ARMMCRegisterClasses[ARM::SPRRegClassID];
4324  else if (ARMMCRegisterClasses[ARM::GPRwithAPSRnospRegClassID].contains(Reg))
4325  RC = &ARMMCRegisterClasses[ARM::GPRwithAPSRnospRegClassID];
4326  else
4327  return Error(RegLoc, "invalid register in register list");
4328 
4329  // Store the register.
4330  EReg = MRI->getEncodingValue(Reg);
4331  Registers.emplace_back(EReg, Reg);
4332 
4333  // This starts immediately after the first register token in the list,
4334  // so we can see either a comma or a minus (range separator) as a legal
4335  // next token.
4336  while (Parser.getTok().is(AsmToken::Comma) ||
4337  Parser.getTok().is(AsmToken::Minus)) {
4338  if (Parser.getTok().is(AsmToken::Minus)) {
4339  Parser.Lex(); // Eat the minus.
4340  SMLoc AfterMinusLoc = Parser.getTok().getLoc();
4341  int EndReg = tryParseRegister();
4342  if (EndReg == -1)
4343  return Error(AfterMinusLoc, "register expected");
4344  // Allow Q regs and just interpret them as the two D sub-registers.
4345  if (ARMMCRegisterClasses[ARM::QPRRegClassID].contains(EndReg))
4346  EndReg = getDRegFromQReg(EndReg) + 1;
4347  // If the register is the same as the start reg, there's nothing
4348  // more to do.
4349  if (Reg == EndReg)
4350  continue;
4351  // The register must be in the same register class as the first.
4352  if (!RC->contains(EndReg))
4353  return Error(AfterMinusLoc, "invalid register in register list");
4354  // Ranges must go from low to high.
4355  if (MRI->getEncodingValue(Reg) > MRI->getEncodingValue(EndReg))
4356  return Error(AfterMinusLoc, "bad range in register list");
4357 
4358  // Add all the registers in the range to the register list.
4359  while (Reg != EndReg) {
4360  Reg = getNextRegister(Reg);
4361  EReg = MRI->getEncodingValue(Reg);
4362  if (!insertNoDuplicates(Registers, EReg, Reg)) {
4363  Warning(AfterMinusLoc, StringRef("duplicated register (") +
4365  ") in register list");
4366  }
4367  }
4368  continue;
4369  }
4370  Parser.Lex(); // Eat the comma.
4371  RegLoc = Parser.getTok().getLoc();
4372  int OldReg = Reg;
4373  const AsmToken RegTok = Parser.getTok();
4374  Reg = tryParseRegister();
4375  if (Reg == -1)
4376  return Error(RegLoc, "register expected");
4377  // Allow Q regs and just interpret them as the two D sub-registers.
4378  bool isQReg = false;
4379  if (ARMMCRegisterClasses[ARM::QPRRegClassID].contains(Reg)) {
4380  Reg = getDRegFromQReg(Reg);
4381  isQReg = true;
4382  }
4383  if (!RC->contains(Reg) &&
4384  RC->getID() == ARMMCRegisterClasses[ARM::GPRRegClassID].getID() &&
4385  ARMMCRegisterClasses[ARM::GPRwithAPSRnospRegClassID].contains(Reg)) {
4386  // switch the register classes, as GPRwithAPSRnospRegClassID is a partial
4387  // subset of GPRRegClassId except it contains APSR as well.
4388  RC = &ARMMCRegisterClasses[ARM::GPRwithAPSRnospRegClassID];
4389  }
4390  if (Reg == ARM::VPR &&
4391  (RC == &ARMMCRegisterClasses[ARM::SPRRegClassID] ||
4392  RC == &ARMMCRegisterClasses[ARM::DPRRegClassID] ||
4393  RC == &ARMMCRegisterClasses[ARM::FPWithVPRRegClassID])) {
4394  RC = &ARMMCRegisterClasses[ARM::FPWithVPRRegClassID];
4395  EReg = MRI->getEncodingValue(Reg);
4396  if (!insertNoDuplicates(Registers, EReg, Reg)) {
4397  Warning(RegLoc, "duplicated register (" + RegTok.getString() +
4398  ") in register list");
4399  }
4400  continue;
4401  }
4402  // The register must be in the same register class as the first.
4403  if (!RC->contains(Reg))
4404  return Error(RegLoc, "invalid register in register list");
4405  // In most cases, the list must be monotonically increasing. An
4406  // exception is CLRM, which is order-independent anyway, so
4407  // there's no potential for confusion if you write clrm {r2,r1}
4408  // instead of clrm {r1,r2}.
4409  if (EnforceOrder &&
4410  MRI->getEncodingValue(Reg) < MRI->getEncodingValue(OldReg)) {
4411  if (ARMMCRegisterClasses[ARM::GPRRegClassID].contains(Reg))
4412  Warning(RegLoc, "register list not in ascending order");
4413  else if (!ARMMCRegisterClasses[ARM::GPRwithAPSRnospRegClassID].contains(Reg))
4414  return Error(RegLoc, "register list not in ascending order");
4415  }
4416  // VFP register lists must also be contiguous.
4417  if (RC != &ARMMCRegisterClasses[ARM::GPRRegClassID] &&
4418  RC != &ARMMCRegisterClasses[ARM::GPRwithAPSRnospRegClassID] &&
4419  Reg != OldReg + 1)
4420  return Error(RegLoc, "non-contiguous register range");
4421  EReg = MRI->getEncodingValue(Reg);
4422  if (!insertNoDuplicates(Registers, EReg, Reg)) {
4423  Warning(RegLoc, "duplicated register (" + RegTok.getString() +
4424  ") in register list");
4425  }
4426  if (isQReg) {
4427  EReg = MRI->getEncodingValue(++Reg);
4428  Registers.emplace_back(EReg, Reg);
4429  }
4430  }
4431 
4432  if (Parser.getTok().isNot(AsmToken::RCurly))
4433  return Error(Parser.getTok().getLoc(), "'}' expected");
4434  SMLoc E = Parser.getTok().getEndLoc();
4435  Parser.Lex(); // Eat '}' token.
4436 
4437  // Push the register list operand.
4438  Operands.push_back(ARMOperand::CreateRegList(Registers, S, E));
4439 
4440  // The ARM system instruction variants for LDM/STM have a '^' token here.
4441  if (Parser.getTok().is(AsmToken::Caret)) {
4442  Operands.push_back(ARMOperand::CreateToken("^",Parser.getTok().getLoc()));
4443  Parser.Lex(); // Eat '^' token.
4444  }
4445 
4446  return false;
4447 }
4448 
4449 // Helper function to parse the lane index for vector lists.
4450 OperandMatchResultTy ARMAsmParser::
4451 parseVectorLane(VectorLaneTy &LaneKind, unsigned &Index, SMLoc &EndLoc) {
4452  MCAsmParser &Parser = getParser();
4453  Index = 0; // Always return a defined index value.
4454  if (Parser.getTok().is(AsmToken::LBrac)) {
4455  Parser.Lex(); // Eat the '['.
4456  if (Parser.getTok().is(AsmToken::RBrac)) {
4457  // "Dn[]" is the 'all lanes' syntax.
4458  LaneKind = AllLanes;
4459  EndLoc = Parser.getTok().getEndLoc();
4460  Parser.Lex(); // Eat the ']'.
4461  return MatchOperand_Success;
4462  }
4463 
4464  // There's an optional '#' token here. Normally there wouldn't be, but
4465  // inline assemble puts one in, and it's friendly to accept that.
4466  if (Parser.getTok().is(AsmToken::Hash))
4467  Parser.Lex(); // Eat '#' or '$'.
4468 
4469  const MCExpr *LaneIndex;
4470  SMLoc Loc = Parser.getTok().getLoc();
4471  if (getParser().parseExpression(LaneIndex)) {
4472  Error(Loc, "illegal expression");
4473  return MatchOperand_ParseFail;
4474  }
4475  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(LaneIndex);
4476  if (!CE) {
4477  Error(Loc, "lane index must be empty or an integer");
4478  return MatchOperand_ParseFail;
4479  }
4480  if (Parser.getTok().isNot(AsmToken::RBrac)) {
4481  Error(Parser.getTok().getLoc(), "']' expected");
4482  return MatchOperand_ParseFail;
4483  }
4484  EndLoc = Parser.getTok().getEndLoc();
4485  Parser.Lex(); // Eat the ']'.
4486  int64_t Val = CE->getValue();
4487 
4488  // FIXME: Make this range check context sensitive for .8, .16, .32.
4489  if (Val < 0 || Val > 7) {
4490  Error(Parser.getTok().getLoc(), "lane index out of range");
4491  return MatchOperand_ParseFail;
4492  }
4493  Index = Val;
4494  LaneKind = IndexedLane;
4495  return MatchOperand_Success;
4496  }
4497  LaneKind = NoLanes;
4498  return MatchOperand_Success;
4499 }
4500 
4501 // parse a vector register list
4503 ARMAsmParser::parseVectorList(OperandVector &Operands) {
4504  MCAsmParser &Parser = getParser();
4505  VectorLaneTy LaneKind;
4506  unsigned LaneIndex;
4507  SMLoc S = Parser.getTok().getLoc();
4508  // As an extension (to match gas), support a plain D register or Q register
4509  // (without encosing curly braces) as a single or double entry list,
4510  // respectively.
4511  if (!hasMVE() && Parser.getTok().is(AsmToken::Identifier)) {
4512  SMLoc E = Parser.getTok().getEndLoc();
4513  int Reg = tryParseRegister();
4514  if (Reg == -1)
4515  return MatchOperand_NoMatch;
4516  if (ARMMCRegisterClasses[ARM::DPRRegClassID].contains(Reg)) {
4517  OperandMatchResultTy Res = parseVectorLane(LaneKind, LaneIndex, E);
4518  if (Res != MatchOperand_Success)
4519  return Res;
4520  switch (LaneKind) {
4521  case NoLanes:
4522  Operands.push_back(ARMOperand::CreateVectorList(Reg, 1, false, S, E));
4523  break;
4524  case AllLanes:
4525  Operands.push_back(ARMOperand::CreateVectorListAllLanes(Reg, 1, false,
4526  S, E));
4527  break;
4528  case IndexedLane:
4529  Operands.push_back(ARMOperand::CreateVectorListIndexed(Reg, 1,
4530  LaneIndex,
4531  false, S, E));
4532  break;
4533  }
4534  return MatchOperand_Success;
4535  }
4536  if (ARMMCRegisterClasses[ARM::QPRRegClassID].contains(Reg)) {
4537  Reg = getDRegFromQReg(Reg);
4538  OperandMatchResultTy Res = parseVectorLane(LaneKind, LaneIndex, E);
4539  if (Res != MatchOperand_Success)
4540  return Res;
4541  switch (LaneKind) {
4542  case NoLanes:
4543  Reg = MRI->getMatchingSuperReg(Reg, ARM::dsub_0,
4544  &ARMMCRegisterClasses[ARM::DPairRegClassID]);
4545  Operands.push_back(ARMOperand::CreateVectorList(Reg, 2, false, S, E));
4546  break;
4547  case AllLanes:
4548  Reg = MRI->getMatchingSuperReg(Reg, ARM::dsub_0,
4549  &ARMMCRegisterClasses[ARM::DPairRegClassID]);
4550  Operands.push_back(ARMOperand::CreateVectorListAllLanes(Reg, 2, false,
4551  S, E));
4552  break;
4553  case IndexedLane:
4554  Operands.push_back(ARMOperand::CreateVectorListIndexed(Reg, 2,
4555  LaneIndex,
4556  false, S, E));
4557  break;
4558  }
4559  return MatchOperand_Success;
4560  }
4561  Error(S, "vector register expected");
4562  return MatchOperand_ParseFail;
4563  }
4564 
4565  if (Parser.getTok().isNot(AsmToken::LCurly))
4566  return MatchOperand_NoMatch;
4567 
4568  Parser.Lex(); // Eat '{' token.
4569  SMLoc RegLoc = Parser.getTok().getLoc();
4570 
4571  int Reg = tryParseRegister();
4572  if (Reg == -1) {
4573  Error(RegLoc, "register expected");
4574  return MatchOperand_ParseFail;
4575  }
4576  unsigned Count = 1;
4577  int Spacing = 0;
4578  unsigned FirstReg = Reg;
4579 
4580  if (hasMVE() && !ARMMCRegisterClasses[ARM::MQPRRegClassID].contains(Reg)) {
4581  Error(Parser.getTok().getLoc(), "vector register in range Q0-Q7 expected");
4582  return MatchOperand_ParseFail;
4583  }
4584  // The list is of D registers, but we also allow Q regs and just interpret
4585  // them as the two D sub-registers.
4586  else if (!hasMVE() && ARMMCRegisterClasses[ARM::QPRRegClassID].contains(Reg)) {
4587  FirstReg = Reg = getDRegFromQReg(Reg);
4588  Spacing = 1; // double-spacing requires explicit D registers, otherwise
4589  // it's ambiguous with four-register single spaced.
4590  ++Reg;
4591  ++Count;
4592  }
4593 
4594  SMLoc E;
4595  if (parseVectorLane(LaneKind, LaneIndex, E) != MatchOperand_Success)
4596  return MatchOperand_ParseFail;
4597 
4598  while (Parser.getTok().is(AsmToken::Comma) ||
4599  Parser.getTok().is(AsmToken::Minus)) {
4600  if (Parser.getTok().is(AsmToken::Minus)) {
4601  if (!Spacing)
4602  Spacing = 1; // Register range implies a single spaced list.
4603  else if (Spacing == 2) {
4604  Error(Parser.getTok().getLoc(),
4605  "sequential registers in double spaced list");
4606  return MatchOperand_ParseFail;
4607  }
4608  Parser.Lex(); // Eat the minus.
4609  SMLoc AfterMinusLoc = Parser.getTok().getLoc();
4610  int EndReg = tryParseRegister();
4611  if (EndReg == -1) {
4612  Error(AfterMinusLoc, "register expected");
4613  return MatchOperand_ParseFail;
4614  }
4615  // Allow Q regs and just interpret them as the two D sub-registers.
4616  if (!hasMVE() && ARMMCRegisterClasses[ARM::QPRRegClassID].contains(EndReg))
4617  EndReg = getDRegFromQReg(EndReg) + 1;
4618  // If the register is the same as the start reg, there's nothing
4619  // more to do.
4620  if (Reg == EndReg)
4621  continue;
4622  // The register must be in the same register class as the first.
4623  if ((hasMVE() &&
4624  !ARMMCRegisterClasses[ARM::MQPRRegClassID].contains(EndReg)) ||
4625  (!hasMVE() &&
4626  !ARMMCRegisterClasses[ARM::DPRRegClassID].contains(EndReg))) {
4627  Error(AfterMinusLoc, "invalid register in register list");
4628  return MatchOperand_ParseFail;
4629  }
4630  // Ranges must go from low to high.
4631  if (Reg > EndReg) {
4632  Error(AfterMinusLoc, "bad range in register list");
4633  return MatchOperand_ParseFail;
4634  }
4635  // Parse the lane specifier if present.
4636  VectorLaneTy NextLaneKind;
4637  unsigned NextLaneIndex;
4638  if (parseVectorLane(NextLaneKind, NextLaneIndex, E) !=
4640  return MatchOperand_ParseFail;
4641  if (NextLaneKind != LaneKind || LaneIndex != NextLaneIndex) {
4642  Error(AfterMinusLoc, "mismatched lane index in register list");
4643  return MatchOperand_ParseFail;
4644  }
4645 
4646  // Add all the registers in the range to the register list.
4647  Count += EndReg - Reg;
4648  Reg = EndReg;
4649  continue;
4650  }
4651  Parser.Lex(); // Eat the comma.
4652  RegLoc = Parser.getTok().getLoc();
4653  int OldReg = Reg;
4654  Reg = tryParseRegister();
4655  if (Reg == -1) {
4656  Error(RegLoc, "register expected");
4657  return MatchOperand_ParseFail;
4658  }
4659 
4660  if (hasMVE()) {
4661  if (!ARMMCRegisterClasses[ARM::MQPRRegClassID].contains(Reg)) {
4662  Error(RegLoc, "vector register in range Q0-Q7 expected");
4663  return MatchOperand_ParseFail;
4664  }
4665  Spacing = 1;
4666  }
4667  // vector register lists must be contiguous.
4668  // It's OK to use the enumeration values directly here rather, as the
4669  // VFP register classes have the enum sorted properly.
4670  //
4671  // The list is of D registers, but we also allow Q regs and just interpret
4672  // them as the two D sub-registers.
4673  else if (ARMMCRegisterClasses[ARM::QPRRegClassID].contains(Reg)) {
4674  if (!Spacing)
4675  Spacing = 1; // Register range implies a single spaced list.
4676  else if (Spacing == 2) {
4677  Error(RegLoc,
4678  "invalid register in double-spaced list (must be 'D' register')");
4679  return MatchOperand_ParseFail;
4680  }
4681  Reg = getDRegFromQReg(Reg);
4682  if (Reg != OldReg + 1) {
4683  Error(RegLoc, "non-contiguous register range");
4684  return MatchOperand_ParseFail;
4685  }
4686  ++Reg;
4687  Count += 2;
4688  // Parse the lane specifier if present.
4689  VectorLaneTy NextLaneKind;
4690  unsigned NextLaneIndex;
4691  SMLoc LaneLoc = Parser.getTok().getLoc();
4692  if (parseVectorLane(NextLaneKind, NextLaneIndex, E) !=
4694  return MatchOperand_ParseFail;
4695  if (NextLaneKind != LaneKind || LaneIndex != NextLaneIndex) {
4696  Error(LaneLoc, "mismatched lane index in register list");
4697  return MatchOperand_ParseFail;
4698  }
4699  continue;
4700  }
4701  // Normal D register.
4702  // Figure out the register spacing (single or double) of the list if
4703  // we don't know it already.
4704  if (!Spacing)
4705  Spacing = 1 + (Reg == OldReg + 2);
4706 
4707  // Just check that it's contiguous and keep going.
4708  if (Reg != OldReg + Spacing) {
4709  Error(RegLoc, "non-contiguous register range");
4710  return MatchOperand_ParseFail;
4711  }
4712  ++Count;
4713  // Parse the lane specifier if present.
4714  VectorLaneTy NextLaneKind;
4715  unsigned NextLaneIndex;
4716  SMLoc EndLoc = Parser.getTok().getLoc();
4717  if (parseVectorLane(NextLaneKind, NextLaneIndex, E) != MatchOperand_Success)
4718  return MatchOperand_ParseFail;
4719  if (NextLaneKind != LaneKind || LaneIndex != NextLaneIndex) {
4720  Error(EndLoc, "mismatched lane index in register list");
4721  return MatchOperand_ParseFail;
4722  }
4723  }
4724 
4725  if (Parser.getTok().isNot(AsmToken::RCurly)) {
4726  Error(Parser.getTok().getLoc(), "'}' expected");
4727  return MatchOperand_ParseFail;
4728  }
4729  E = Parser.getTok().getEndLoc();
4730  Parser.Lex(); // Eat '}' token.
4731 
4732  switch (LaneKind) {
4733  case NoLanes:
4734  case AllLanes: {
4735  // Two-register operands have been converted to the
4736  // composite register classes.
4737  if (Count == 2 && !hasMVE()) {
4738  const MCRegisterClass *RC = (Spacing == 1) ?
4739  &ARMMCRegisterClasses[ARM::DPairRegClassID] :
4740  &ARMMCRegisterClasses[ARM::DPairSpcRegClassID];
4741  FirstReg = MRI->getMatchingSuperReg(FirstReg, ARM::dsub_0, RC);
4742  }
4743  auto Create = (LaneKind == NoLanes ? ARMOperand::CreateVectorList :
4744  ARMOperand::CreateVectorListAllLanes);
4745  Operands.push_back(Create(FirstReg, Count, (Spacing == 2), S, E));
4746  break;
4747  }
4748  case IndexedLane:
4749  Operands.push_back(ARMOperand::CreateVectorListIndexed(FirstReg, Count,
4750  LaneIndex,
4751  (Spacing == 2),
4752  S, E));
4753  break;
4754  }
4755  return MatchOperand_Success;
4756 }
4757 
4758 /// parseMemBarrierOptOperand - Try to parse DSB/DMB data barrier options.
4760 ARMAsmParser::parseMemBarrierOptOperand(OperandVector &Operands) {
4761  MCAsmParser &Parser = getParser();
4762  SMLoc S = Parser.getTok().getLoc();
4763  const AsmToken &Tok = Parser.getTok();
4764  unsigned Opt;
4765 
4766  if (Tok.is(AsmToken::Identifier)) {
4767  StringRef OptStr = Tok.getString();
4768 
4769  Opt = StringSwitch<unsigned>(OptStr.slice(0, OptStr.size()).lower())
4770  .Case("sy", ARM_MB::SY)
4771  .Case("st", ARM_MB::ST)
4772  .Case("ld", ARM_MB::LD)
4773  .Case("sh", ARM_MB::ISH)
4774  .Case("ish", ARM_MB::ISH)
4775  .Case("shst", ARM_MB::ISHST)
4776  .Case("ishst", ARM_MB::ISHST)
4777  .Case("ishld", ARM_MB::ISHLD)
4778  .Case("nsh", ARM_MB::NSH)
4779  .Case("un", ARM_MB::NSH)
4780  .Case("nshst", ARM_MB::NSHST)
4781  .Case("nshld", ARM_MB::NSHLD)
4782  .Case("unst", ARM_MB::NSHST)
4783  .Case("osh", ARM_MB::OSH)
4784  .Case("oshst", ARM_MB::OSHST)
4785  .Case("oshld", ARM_MB::OSHLD)
4786  .Default(~0U);
4787 
4788  // ishld, oshld, nshld and ld are only available from ARMv8.
4789  if (!hasV8Ops() && (Opt == ARM_MB::ISHLD || Opt == ARM_MB::OSHLD ||
4790  Opt == ARM_MB::NSHLD || Opt == ARM_MB::LD))
4791  Opt = ~0U;
4792 
4793  if (Opt == ~0U)
4794  return MatchOperand_NoMatch;
4795 
4796  Parser.Lex(); // Eat identifier token.
4797  } else if (Tok.is(AsmToken::Hash) ||
4798  Tok.is(AsmToken::Dollar) ||
4799  Tok.is(AsmToken::Integer)) {
4800  if (Parser.getTok().isNot(AsmToken::Integer))
4801  Parser.Lex(); // Eat '#' or '$'.
4802  SMLoc Loc = Parser.getTok().getLoc();
4803 
4804  const MCExpr *MemBarrierID;
4805  if (getParser().parseExpression(MemBarrierID)) {
4806  Error(Loc, "illegal expression");
4807  return MatchOperand_ParseFail;
4808  }
4809 
4810  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(MemBarrierID);
4811  if (!CE) {
4812  Error(Loc, "constant expression expected");
4813  return MatchOperand_ParseFail;
4814  }
4815 
4816  int Val = CE->getValue();
4817  if (Val & ~0xf) {
4818  Error(Loc, "immediate value out of range");
4819  return MatchOperand_ParseFail;
4820  }
4821 
4822  Opt = ARM_MB::RESERVED_0 + Val;
4823  } else
4824  return MatchOperand_ParseFail;
4825 
4826  Operands.push_back(ARMOperand::CreateMemBarrierOpt((ARM_MB::MemBOpt)Opt, S));
4827  return MatchOperand_Success;
4828 }
4829 
4831 ARMAsmParser::parseTraceSyncBarrierOptOperand(OperandVector &Operands) {
4832  MCAsmParser &Parser = getParser();
4833  SMLoc S = Parser.getTok().getLoc();
4834  const AsmToken &Tok = Parser.getTok();
4835 
4836  if (Tok.isNot(AsmToken::Identifier))
4837  return MatchOperand_NoMatch;
4838 
4839  if (!Tok.getString().equals_lower("csync"))
4840  return MatchOperand_NoMatch;
4841 
4842  Parser.Lex(); // Eat identifier token.
4843 
4844  Operands.push_back(ARMOperand::CreateTraceSyncBarrierOpt(ARM_TSB::CSYNC, S));
4845  return MatchOperand_Success;
4846 }
4847 
4848 /// parseInstSyncBarrierOptOperand - Try to parse ISB inst sync barrier options.
4850 ARMAsmParser::parseInstSyncBarrierOptOperand(OperandVector &Operands) {
4851  MCAsmParser &Parser = getParser();
4852  SMLoc S = Parser.getTok().getLoc();
4853  const AsmToken &Tok = Parser.getTok();
4854  unsigned Opt;
4855 
4856  if (Tok.is(AsmToken::Identifier)) {
4857  StringRef OptStr = Tok.getString();
4858 
4859  if (OptStr.equals_lower("sy"))
4860  Opt = ARM_ISB::SY;
4861  else
4862  return MatchOperand_NoMatch;
4863 
4864  Parser.Lex(); // Eat identifier token.
4865  } else if (Tok.is(AsmToken::Hash) ||
4866  Tok.is(AsmToken::Dollar) ||
4867  Tok.is(AsmToken::Integer)) {
4868  if (Parser.getTok().isNot(AsmToken::Integer))
4869  Parser.Lex(); // Eat '#' or '$'.
4870  SMLoc Loc = Parser.getTok().getLoc();
4871 
4872  const MCExpr *ISBarrierID;
4873  if (getParser().parseExpression(ISBarrierID)) {
4874  Error(Loc, "illegal expression");
4875  return MatchOperand_ParseFail;
4876  }
4877 
4878  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(ISBarrierID);
4879  if (!CE) {
4880  Error(Loc, "constant expression expected");
4881  return MatchOperand_ParseFail;
4882  }
4883 
4884  int Val = CE->getValue();
4885  if (Val & ~0xf) {
4886  Error(Loc, "immediate value out of range");
4887  return MatchOperand_ParseFail;
4888  }
4889 
4890  Opt = ARM_ISB::RESERVED_0 + Val;
4891  } else
4892  return MatchOperand_ParseFail;
4893 
4894  Operands.push_back(ARMOperand::CreateInstSyncBarrierOpt(
4895  (ARM_ISB::InstSyncBOpt)Opt, S));
4896  return MatchOperand_Success;
4897 }
4898 
4899 
4900 /// parseProcIFlagsOperand - Try to parse iflags from CPS instruction.
4902 ARMAsmParser::parseProcIFlagsOperand(OperandVector &Operands) {
4903  MCAsmParser &Parser = getParser();
4904  SMLoc S = Parser.getTok().getLoc();
4905  const AsmToken &Tok = Parser.getTok();
4906  if (!Tok.is(AsmToken::Identifier))
4907  return MatchOperand_NoMatch;
4908  StringRef IFlagsStr = Tok.getString();
4909 
4910  // An iflags string of "none" is interpreted to mean that none of the AIF
4911  // bits are set. Not a terribly useful instruction, but a valid encoding.
4912  unsigned IFlags = 0;
4913  if (IFlagsStr != "none") {
4914  for (int i = 0, e = IFlagsStr.size(); i != e; ++i) {
4915  unsigned Flag = StringSwitch<unsigned>(IFlagsStr.substr(i, 1).lower())
4916  .Case("a", ARM_PROC::A)
4917  .Case("i", ARM_PROC::I)
4918  .Case("f", ARM_PROC::F)
4919  .Default(~0U);
4920 
4921  // If some specific iflag is already set, it means that some letter is
4922  // present more than once, this is not acceptable.
4923  if (Flag == ~0U || (IFlags & Flag))
4924  return MatchOperand_NoMatch;
4925 
4926  IFlags |= Flag;
4927  }
4928  }
4929 
4930  Parser.Lex(); // Eat identifier token.
4931  Operands.push_back(ARMOperand::CreateProcIFlags((ARM_PROC::IFlags)IFlags, S));
4932  return MatchOperand_Success;
4933 }
4934 
4935 /// parseMSRMaskOperand - Try to parse mask flags from MSR instruction.
4937 ARMAsmParser::parseMSRMaskOperand(OperandVector &Operands) {
4938  MCAsmParser &Parser = getParser();
4939  SMLoc S = Parser.getTok().getLoc();
4940  const AsmToken &Tok = Parser.getTok();
4941 
4942  if (Tok.is(AsmToken::Integer)) {
4943  int64_t Val = Tok.getIntVal();
4944  if (Val > 255 || Val < 0) {
4945  return MatchOperand_NoMatch;
4946  }
4947  unsigned SYSmvalue = Val & 0xFF;
4948  Parser.Lex();
4949  Operands.push_back(ARMOperand::CreateMSRMask(SYSmvalue, S));
4950  return MatchOperand_Success;
4951  }
4952 
4953  if (!Tok.is(AsmToken::Identifier))
4954  return MatchOperand_NoMatch;
4955  StringRef Mask = Tok.getString();
4956 
4957  if (isMClass()) {
4958  auto TheReg = ARMSysReg::lookupMClassSysRegByName(Mask.lower());
4959  if (!TheReg || !TheReg->hasRequiredFeatures(getSTI().getFeatureBits()))
4960  return MatchOperand_NoMatch;
4961 
4962  unsigned SYSmvalue = TheReg->Encoding & 0xFFF;
4963 
4964  Parser.Lex(); // Eat identifier token.
4965  Operands.push_back(ARMOperand::CreateMSRMask(SYSmvalue, S));
4966  return MatchOperand_Success;
4967  }
4968 
4969  // Split spec_reg from flag, example: CPSR_sxf => "CPSR" and "sxf"
4970  size_t Start = 0, Next = Mask.find('_');
4971  StringRef Flags = "";
4972  std::string SpecReg = Mask.slice(Start, Next).lower();
4973  if (Next != StringRef::npos)
4974  Flags = Mask.slice(Next+1, Mask.size());
4975 
4976  // FlagsVal contains the complete mask:
4977  // 3-0: Mask
4978  // 4: Special Reg (cpsr, apsr => 0; spsr => 1)
4979  unsigned FlagsVal = 0;
4980 
4981  if (SpecReg == "apsr") {
4982  FlagsVal = StringSwitch<unsigned>(Flags)
4983  .Case("nzcvq", 0x8) // same as CPSR_f
4984  .Case("g", 0x4) // same as CPSR_s
4985  .Case("nzcvqg", 0xc) // same as CPSR_fs
4986  .Default(~0U);
4987 
4988  if (FlagsVal == ~0U) {
4989  if (!Flags.empty())
4990  return MatchOperand_NoMatch;
4991  else
4992  FlagsVal = 8; // No flag
4993  }
4994  } else if (SpecReg == "cpsr" || SpecReg == "spsr") {
4995  // cpsr_all is an alias for cpsr_fc, as is plain cpsr.
4996  if (Flags == "all" || Flags == "")
4997  Flags = "fc";
4998  for (int i = 0, e = Flags.size(); i != e; ++i) {
4999  unsigned Flag = StringSwitch<unsigned>(Flags.substr(i, 1))
5000  .Case("c", 1)
5001  .Case("x", 2)
5002  .Case("s", 4)
5003  .Case("f", 8)
5004  .Default(~0U);
5005 
5006  // If some specific flag is already set, it means that some letter is
5007  // present more than once, this is not acceptable.
5008  if (Flag == ~0U || (FlagsVal & Flag))
5009  return MatchOperand_NoMatch;
5010  FlagsVal |= Flag;
5011  }
5012  } else // No match for special register.
5013  return MatchOperand_NoMatch;
5014 
5015  // Special register without flags is NOT equivalent to "fc" flags.
5016  // NOTE: This is a divergence from gas' behavior. Uncommenting the following
5017  // two lines would enable gas compatibility at the expense of breaking
5018  // round-tripping.
5019  //
5020  // if (!FlagsVal)
5021  // FlagsVal = 0x9;
5022 
5023  // Bit 4: Special Reg (cpsr, apsr => 0; spsr => 1)
5024  if (SpecReg == "spsr")
5025  FlagsVal |= 16;
5026 
5027  Parser.Lex(); // Eat identifier token.
5028  Operands.push_back(ARMOperand::CreateMSRMask(FlagsVal, S));
5029  return MatchOperand_Success;
5030 }
5031 
5032 /// parseBankedRegOperand - Try to parse a banked register (e.g. "lr_irq") for
5033 /// use in the MRS/MSR instructions added to support virtualization.
5035 ARMAsmParser::parseBankedRegOperand(OperandVector &Operands) {
5036  MCAsmParser &Parser = getParser();
5037  SMLoc S = Parser.getTok().getLoc();
5038  const AsmToken &Tok = Parser.getTok();
5039  if (!Tok.is(AsmToken::Identifier))
5040  return MatchOperand_NoMatch;
5041  StringRef RegName = Tok.getString();
5042 
5043  auto TheReg = ARMBankedReg::lookupBankedRegByName(RegName.lower());
5044  if (!TheReg)
5045  return MatchOperand_NoMatch;
5046  unsigned Encoding = TheReg->Encoding;
5047 
5048  Parser.Lex(); // Eat identifier token.
5049  Operands.push_back(ARMOperand::CreateBankedReg(Encoding, S));
5050  return MatchOperand_Success;
5051 }
5052 
5054 ARMAsmParser::parsePKHImm(OperandVector &Operands, StringRef Op, int Low,
5055  int High) {
5056  MCAsmParser &Parser = getParser();
5057  const AsmToken &Tok = Parser.getTok();
5058  if (Tok.isNot(AsmToken::Identifier)) {
5059  Error(Parser.getTok().getLoc(), Op + " operand expected.");
5060  return MatchOperand_ParseFail;
5061  }
5062  StringRef ShiftName = Tok.getString();
5063  std::string LowerOp = Op.lower();
5064  std::string UpperOp = Op.upper();
5065  if (ShiftName != LowerOp && ShiftName != UpperOp) {
5066  Error(Parser.getTok().getLoc(), Op + " operand expected.");
5067  return MatchOperand_ParseFail;
5068  }
5069  Parser.Lex(); // Eat shift type token.
5070 
5071  // There must be a '#' and a shift amount.
5072  if (Parser.getTok().isNot(AsmToken::Hash) &&
5073  Parser.getTok().isNot(AsmToken::Dollar)) {
5074  Error(Parser.getTok().getLoc(), "'#' expected");
5075  return MatchOperand_ParseFail;
5076  }
5077  Parser.Lex(); // Eat hash token.
5078 
5079  const MCExpr *ShiftAmount;
5080  SMLoc Loc = Parser.getTok().getLoc();
5081  SMLoc EndLoc;
5082  if (getParser().parseExpression(ShiftAmount, EndLoc)) {
5083  Error(Loc, "illegal expression");
5084  return MatchOperand_ParseFail;
5085  }
5086  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(ShiftAmount);
5087  if (!CE) {
5088  Error(Loc, "constant expression expected");
5089  return MatchOperand_ParseFail;
5090  }
5091  int Val = CE->getValue();
5092  if (Val < Low || Val > High) {
5093  Error(Loc, "immediate value out of range");
5094  return MatchOperand_ParseFail;
5095  }
5096 
5097  Operands.push_back(ARMOperand::CreateImm(CE, Loc, EndLoc));
5098 
5099  return MatchOperand_Success;
5100 }
5101 
5103 ARMAsmParser::parseSetEndImm(OperandVector &Operands) {
5104  MCAsmParser &Parser = getParser();
5105  const AsmToken &Tok = Parser.getTok();
5106  SMLoc S = Tok.getLoc();
5107  if (Tok.isNot(AsmToken::Identifier)) {
5108  Error(S, "'be' or 'le' operand expected");
5109  return MatchOperand_ParseFail;
5110  }
5111  int Val = StringSwitch<int>(Tok.getString().lower())
5112  .Case("be", 1)
5113  .Case("le", 0)
5114  .Default(-1);
5115  Parser.Lex(); // Eat the token.
5116 
5117  if (Val == -1) {
5118  Error(S, "'be' or 'le' operand expected");
5119  return MatchOperand_ParseFail;
5120  }
5121  Operands.push_back(ARMOperand::CreateImm(MCConstantExpr::create(Val,
5122  getContext()),
5123  S, Tok.getEndLoc()));
5124  return MatchOperand_Success;
5125 }
5126 
5127 /// parseShifterImm - Parse the shifter immediate operand for SSAT/USAT
5128 /// instructions. Legal values are:
5129 /// lsl #n 'n' in [0,31]
5130 /// asr #n 'n' in [1,32]
5131 /// n == 32 encoded as n == 0.
5133 ARMAsmParser::parseShifterImm(OperandVector &Operands) {
5134  MCAsmParser &Parser = getParser();
5135  const AsmToken &Tok = Parser.getTok();
5136  SMLoc S = Tok.getLoc();
5137  if (Tok.isNot(AsmToken::Identifier)) {
5138  Error(S, "shift operator 'asr' or 'lsl' expected");
5139  return MatchOperand_ParseFail;
5140  }
5141  StringRef ShiftName = Tok.getString();
5142  bool isASR;
5143  if (ShiftName == "lsl" || ShiftName == "LSL")
5144  isASR = false;
5145  else if (ShiftName == "asr" || ShiftName == "ASR")
5146  isASR = true;
5147  else {
5148  Error(S, "shift operator 'asr' or 'lsl' expected");
5149  return MatchOperand_ParseFail;
5150  }
5151  Parser.Lex(); // Eat the operator.
5152 
5153  // A '#' and a shift amount.
5154  if (Parser.getTok().isNot(AsmToken::Hash) &&
5155  Parser.getTok().isNot(AsmToken::Dollar)) {
5156  Error(Parser.getTok().getLoc(), "'#' expected");
5157  return MatchOperand_ParseFail;
5158  }
5159  Parser.Lex(); // Eat hash token.
5160  SMLoc ExLoc = Parser.getTok().getLoc();
5161 
5162  const MCExpr *ShiftAmount;
5163  SMLoc EndLoc;
5164  if (getParser().parseExpression(ShiftAmount, EndLoc)) {
5165  Error(ExLoc, "malformed shift expression");
5166  return MatchOperand_ParseFail;
5167  }
5168  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(ShiftAmount);
5169  if (!CE) {
5170  Error(ExLoc, "shift amount must be an immediate");
5171  return MatchOperand_ParseFail;
5172  }
5173 
5174  int64_t Val = CE->getValue();
5175  if (isASR) {
5176  // Shift amount must be in [1,32]
5177  if (Val < 1 || Val > 32) {
5178  Error(ExLoc, "'asr' shift amount must be in range [1,32]");
5179  return MatchOperand_ParseFail;
5180  }
5181  // asr #32 encoded as asr #0, but is not allowed in Thumb2 mode.
5182  if (isThumb() && Val == 32) {
5183  Error(ExLoc, "'asr #32' shift amount not allowed in Thumb mode");
5184  return MatchOperand_ParseFail;
5185  }
5186  if (Val == 32) Val = 0;
5187  } else {
5188  // Shift amount must be in [1,32]
5189  if (Val < 0 || Val > 31) {
5190  Error(ExLoc, "'lsr' shift amount must be in range [0,31]");
5191  return MatchOperand_ParseFail;
5192  }
5193  }
5194 
5195  Operands.push_back(ARMOperand::CreateShifterImm(isASR, Val, S, EndLoc));
5196 
5197  return MatchOperand_Success;
5198 }
5199 
5200 /// parseRotImm - Parse the shifter immediate operand for SXTB/UXTB family
5201 /// of instructions. Legal values are:
5202 /// ror #n 'n' in {0, 8, 16, 24}
5204 ARMAsmParser::parseRotImm(OperandVector &Operands) {
5205  MCAsmParser &Parser = getParser();
5206  const AsmToken &Tok = Parser.getTok();
5207  SMLoc S = Tok.getLoc();
5208  if (Tok.isNot(AsmToken::Identifier))
5209  return MatchOperand_NoMatch;
5210  StringRef ShiftName = Tok.getString();
5211  if (ShiftName != "ror" && ShiftName != "ROR")
5212  return MatchOperand_NoMatch;
5213  Parser.Lex(); // Eat the operator.
5214 
5215  // A '#' and a rotate amount.
5216  if (Parser.getTok().isNot(AsmToken::Hash) &&
5217  Parser.getTok().isNot(AsmToken::Dollar)) {
5218  Error(Parser.getTok().getLoc(), "'#' expected");
5219  return MatchOperand_ParseFail;
5220  }
5221  Parser.Lex(); // Eat hash token.
5222  SMLoc ExLoc = Parser.getTok().getLoc();
5223 
5224  const MCExpr *ShiftAmount;
5225  SMLoc EndLoc;
5226  if (getParser().parseExpression(ShiftAmount, EndLoc)) {
5227  Error(ExLoc, "malformed rotate expression");
5228  return MatchOperand_ParseFail;
5229  }
5230  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(ShiftAmount);
5231  if (!CE) {
5232  Error(ExLoc, "rotate amount must be an immediate");
5233  return MatchOperand_ParseFail;
5234  }
5235 
5236  int64_t Val = CE->getValue();
5237  // Shift amount must be in {0, 8, 16, 24} (0 is undocumented extension)
5238  // normally, zero is represented in asm by omitting the rotate operand
5239  // entirely.
5240  if (Val != 8 && Val != 16 && Val != 24 && Val != 0) {
5241  Error(ExLoc, "'ror' rotate amount must be 8, 16, or 24");
5242  return MatchOperand_ParseFail;
5243  }
5244 
5245  Operands.push_back(ARMOperand::CreateRotImm(Val, S, EndLoc));
5246 
5247  return MatchOperand_Success;
5248 }
5249 
5251 ARMAsmParser::parseModImm(OperandVector &Operands) {
5252  MCAsmParser &Parser = getParser();
5253  MCAsmLexer &Lexer = getLexer();
5254  int64_t Imm1, Imm2;
5255 
5256  SMLoc S = Parser.getTok().getLoc();
5257 
5258  // 1) A mod_imm operand can appear in the place of a register name:
5259  // add r0, #mod_imm
5260  // add r0, r0, #mod_imm
5261  // to correctly handle the latter, we bail out as soon as we see an
5262  // identifier.
5263  //
5264  // 2) Similarly, we do not want to parse into complex operands:
5265  // mov r0, #mod_imm
5266  // mov r0, :lower16:(_foo)
5267  if (Parser.getTok().is(AsmToken::Identifier) ||
5268  Parser.getTok().is(AsmToken::Colon))
5269  return MatchOperand_NoMatch;
5270 
5271  // Hash (dollar) is optional as per the ARMARM
5272  if (Parser.getTok().is(AsmToken::Hash) ||
5273  Parser.getTok().is(AsmToken::Dollar)) {
5274  // Avoid parsing into complex operands (#:)
5275  if (Lexer.peekTok().is(AsmToken::Colon))
5276  return MatchOperand_NoMatch;
5277 
5278  // Eat the hash (dollar)
5279  Parser.Lex();
5280  }
5281 
5282  SMLoc Sx1, Ex1;
5283  Sx1 = Parser.getTok().getLoc();
5284  const MCExpr *Imm1Exp;
5285  if (getParser().parseExpression(Imm1Exp, Ex1)) {
5286  Error(Sx1, "malformed expression");
5287  return MatchOperand_ParseFail;
5288  }
5289 
5290  const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Imm1Exp);
5291 
5292  if (CE) {
5293  // Immediate must fit within 32-bits
5294  Imm1 = CE->getValue();
5295  int Enc = ARM_AM::getSOImmVal(Imm1);
5296  if (Enc != -1 && Parser.getTok().is(AsmToken::EndOfStatement)) {
5297  // We have a match!
5298  Operands.push_back(ARMOperand::CreateModImm((Enc & 0xFF),
5299  (Enc & 0xF00) >> 7,
5300  Sx1, Ex1));
5301  return MatchOperand_Success;
5302  }
5303 
5304  // We have parsed an immediate which is not for us, fallback to a plain
5305  // immediate. This can happen for instruction aliases. For an example,
5306  // ARMInstrInfo.td defines the alias [mov <-> mvn] which can transform
5307  // a mov (mvn) with a mod_imm_neg/mod_imm_not operand into the opposite
5308  // instruction with a mod_imm operand. The alias is defined such that the
5309  // parser method is shared, that's why we have to do this here.
5310  if (Parser.getTok().is(AsmToken::EndOfStatement)) {
5311  Operands.push_back(ARMOperand::CreateImm(Imm1Exp, Sx1, Ex1));
5312  return MatchOperand_Success;
5313  }
5314  } else {
5315  // Operands like #(l1 - l2) can only be evaluated at a later stage (via an
5316  // MCFixup). Fallback to a plain immediate.
5317  Operands.push_back(ARMOperand::CreateImm(Imm1Exp, Sx1, Ex1));
5318  return MatchOperand_Success;
5319  }
5320 
5321  // From this point onward, we expect the input to be a (#bits, #rot) pair
5322  if (Parser.getTok().isNot(AsmToken::Comma)) {
5323  Error(Sx1, "expected modified immediate operand: #[0, 255], #even[0-30]");
5324  return MatchOperand_ParseFail;
5325  }
5326 
5327  if (Imm1 & ~0xFF) {
5328  Error(Sx1, "immediate operand must a number in the range [0, 255]");
5329  return MatchOperand_ParseFail;
5330  }
5331 
5332  // Eat the comma
5333  Parser.Lex();
5334 
5335  // Repeat for #rot
5336  SMLoc Sx2, Ex2;
5337  Sx2 = Parser.getTok().getLoc();
5338 
5339  // Eat the optional hash (dollar)
5340  if (Parser.getTok().is(AsmToken::Hash) ||
5341  Parser.getTok().is(AsmToken::Dollar))
5342  Parser.Lex();
5343 
5344  const MCExpr *Imm2Exp;
5345  if (getParser().parseExpression(Imm2Exp, Ex2)) {
5346  Error(Sx2, "malformed expression");
5347  return MatchOperand_ParseFail;
5348  }
5349 
5350  CE = dyn_cast<MCConstantExpr>(Imm2Exp);
5351 
5352  if (CE) {
5353  Imm2 = CE->getValue();
5354  if (!(Imm2 & ~0x1E)) {
5355  // We have a match!
5356  Operands.push_back(ARMOperand::CreateModImm(Imm1, Imm2, S, Ex2));
5357  return MatchOperand_Success;