LLVM  9.0.0svn
MipsISelLowering.h
Go to the documentation of this file.
1 //===- MipsISelLowering.h - Mips DAG Lowering Interface ---------*- C++ -*-===//
2 //
3 // The LLVM Compiler Infrastructure
4 //
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
7 //
8 //===----------------------------------------------------------------------===//
9 //
10 // This file defines the interfaces that Mips uses to lower LLVM code into a
11 // selection DAG.
12 //
13 //===----------------------------------------------------------------------===//
14 
15 #ifndef LLVM_LIB_TARGET_MIPS_MIPSISELLOWERING_H
16 #define LLVM_LIB_TARGET_MIPS_MIPSISELLOWERING_H
17 
21 #include "Mips.h"
29 #include "llvm/IR/CallingConv.h"
30 #include "llvm/IR/InlineAsm.h"
31 #include "llvm/IR/Type.h"
34 #include <algorithm>
35 #include <cassert>
36 #include <deque>
37 #include <string>
38 #include <utility>
39 #include <vector>
40 
41 namespace llvm {
42 
43 class Argument;
44 class CCState;
45 class CCValAssign;
46 class FastISel;
47 class FunctionLoweringInfo;
48 class MachineBasicBlock;
49 class MachineFrameInfo;
50 class MachineInstr;
51 class MipsCCState;
52 class MipsFunctionInfo;
53 class MipsSubtarget;
54 class MipsTargetMachine;
55 class TargetLibraryInfo;
56 class TargetRegisterClass;
57 
58  namespace MipsISD {
59 
60  enum NodeType : unsigned {
61  // Start the numbering from where ISD NodeType finishes.
63 
64  // Jump and link (call)
66 
67  // Tail call
69 
70  // Get the Highest (63-48) 16 bits from a 64-bit immediate
72 
73  // Get the Higher (47-32) 16 bits from a 64-bit immediate
75 
76  // Get the High 16 bits from a 32/64-bit immediate
77  // No relation with Mips Hi register
78  Hi,
79 
80  // Get the Lower 16 bits from a 32/64-bit immediate
81  // No relation with Mips Lo register
82  Lo,
83 
84  // Get the High 16 bits from a 32 bit immediate for accessing the GOT.
86 
87  // Get the High 16 bits from a 32-bit immediate for accessing TLS.
89 
90  // Handle gp_rel (small data/bss sections) relocation.
92 
93  // Thread Pointer
95 
96  // Vector Floating Point Multiply and Subtract
97  FMS,
98 
99  // Floating Point Branch Conditional
101 
102  // Floating Point Compare
104 
105  // Floating point select
107 
108  // Node used to generate an MTC1 i32 to f64 instruction
110 
111  // Floating Point Conditional Moves
114 
115  // FP-to-int truncation node.
117 
118  // Return
120 
121  // Interrupt, exception, error trap Return
123 
124  // Software Exception Return.
126 
127  // Node used to extract integer from accumulator.
130 
131  // Node used to insert integers to accumulator.
133 
134  // Mult nodes.
137 
138  // MAdd/Sub nodes
143 
144  // DivRem(u)
149 
152 
154 
156 
158 
162 
163  // EXTR.W instrinsic nodes.
172 
173  // DPA.W intrinsic nodes.
196 
203 
204  // DSP shift nodes.
208 
209  // DSP setcc and select_cc nodes.
212 
213  // Vector comparisons.
214  // These take a vector and return a boolean.
219 
220  // These take a vector and return a vector bitmask.
226 
227  // Vector Shuffle with mask as an operand
228  VSHF, // Generic shuffle
229  SHF, // 4-element set shuffle.
230  ILVEV, // Interleave even elements
231  ILVOD, // Interleave odd elements
232  ILVL, // Interleave left elements
233  ILVR, // Interleave right elements
234  PCKEV, // Pack even elements
235  PCKOD, // Pack odd elements
236 
237  // Vector Lane Copy
238  INSVE, // Copy element from one vector to another
239 
240  // Combined (XOR (OR $a, $b), -1)
242 
243  // Extended vector element extraction
246 
247  // Load/Store Left/Right nodes.
256  };
257 
258  } // ene namespace MipsISD
259 
260  //===--------------------------------------------------------------------===//
261  // TargetLowering Implementation
262  //===--------------------------------------------------------------------===//
263 
265  bool isMicroMips;
266 
267  public:
268  explicit MipsTargetLowering(const MipsTargetMachine &TM,
269  const MipsSubtarget &STI);
270 
271  static const MipsTargetLowering *create(const MipsTargetMachine &TM,
272  const MipsSubtarget &STI);
273 
274  /// createFastISel - This method returns a target specific FastISel object,
275  /// or null if the target does not support "fast" ISel.
277  const TargetLibraryInfo *libInfo) const override;
278 
279  MVT getScalarShiftAmountTy(const DataLayout &, EVT) const override {
280  return MVT::i32;
281  }
282 
283  EVT getTypeForExtReturn(LLVMContext &Context, EVT VT,
284  ISD::NodeType) const override;
285 
286  bool isCheapToSpeculateCttz() const override;
287  bool isCheapToSpeculateCtlz() const override;
288 
289  /// Return the register type for a given MVT, ensuring vectors are treated
290  /// as a series of gpr sized integers.
291  MVT getRegisterTypeForCallingConv(LLVMContext &Context, CallingConv::ID CC,
292  EVT VT) const override;
293 
294  /// Return the number of registers for a given MVT, ensuring vectors are
295  /// treated as a series of gpr sized integers.
296  unsigned getNumRegistersForCallingConv(LLVMContext &Context,
297  CallingConv::ID CC,
298  EVT VT) const override;
299 
300  /// Break down vectors to the correct number of gpr sized integers.
301  unsigned getVectorTypeBreakdownForCallingConv(
302  LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
303  unsigned &NumIntermediates, MVT &RegisterVT) const override;
304 
305  /// Return the correct alignment for the current calling convention.
307  DataLayout DL) const override {
308  if (ArgTy->isVectorTy())
309  return std::min(DL.getABITypeAlignment(ArgTy), 8U);
310  return DL.getABITypeAlignment(ArgTy);
311  }
312 
314  return ISD::SIGN_EXTEND;
315  }
316 
317  void LowerOperationWrapper(SDNode *N,
319  SelectionDAG &DAG) const override;
320 
321  /// LowerOperation - Provide custom lowering hooks for some operations.
322  SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override;
323 
324  /// ReplaceNodeResults - Replace the results of node with an illegal result
325  /// type with new values built out of custom code.
326  ///
327  void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue>&Results,
328  SelectionDAG &DAG) const override;
329 
330  /// getTargetNodeName - This method returns the name of a target specific
331  // DAG node.
332  const char *getTargetNodeName(unsigned Opcode) const override;
333 
334  /// getSetCCResultType - get the ISD::SETCC result ValueType
335  EVT getSetCCResultType(const DataLayout &DL, LLVMContext &Context,
336  EVT VT) const override;
337 
338  SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override;
339 
341  EmitInstrWithCustomInserter(MachineInstr &MI,
342  MachineBasicBlock *MBB) const override;
343 
344  void AdjustInstrPostInstrSelection(MachineInstr &MI,
345  SDNode *Node) const override;
346 
347  void HandleByVal(CCState *, unsigned &, unsigned) const override;
348 
349  unsigned getRegisterByName(const char* RegName, EVT VT,
350  SelectionDAG &DAG) const override;
351 
352  /// If a physical register, this returns the register that receives the
353  /// exception address on entry to an EH pad.
354  unsigned
355  getExceptionPointerRegister(const Constant *PersonalityFn) const override {
356  return ABI.IsN64() ? Mips::A0_64 : Mips::A0;
357  }
358 
359  /// If a physical register, this returns the register that receives the
360  /// exception typeid on entry to a landing pad.
361  unsigned
362  getExceptionSelectorRegister(const Constant *PersonalityFn) const override {
363  return ABI.IsN64() ? Mips::A1_64 : Mips::A1;
364  }
365 
366  /// Returns true if a cast between SrcAS and DestAS is a noop.
367  bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override {
368  // Mips doesn't have any special address spaces so we just reserve
369  // the first 256 for software use (e.g. OpenCL) and treat casts
370  // between them as noops.
371  return SrcAS < 256 && DestAS < 256;
372  }
373 
374  bool isJumpTableRelative() const override {
375  return getTargetMachine().isPositionIndependent();
376  }
377 
378  CCAssignFn *CCAssignFnForCall() const;
379 
380  CCAssignFn *CCAssignFnForReturn() const;
381 
382  protected:
383  SDValue getGlobalReg(SelectionDAG &DAG, EVT Ty) const;
384 
385  // This method creates the following nodes, which are necessary for
386  // computing a local symbol's address:
387  //
388  // (add (load (wrapper $gp, %got(sym)), %lo(sym))
389  template <class NodeTy>
390  SDValue getAddrLocal(NodeTy *N, const SDLoc &DL, EVT Ty, SelectionDAG &DAG,
391  bool IsN32OrN64) const {
392  unsigned GOTFlag = IsN32OrN64 ? MipsII::MO_GOT_PAGE : MipsII::MO_GOT;
393  SDValue GOT = DAG.getNode(MipsISD::Wrapper, DL, Ty, getGlobalReg(DAG, Ty),
394  getTargetNode(N, Ty, DAG, GOTFlag));
395  SDValue Load =
396  DAG.getLoad(Ty, DL, DAG.getEntryNode(), GOT,
398  unsigned LoFlag = IsN32OrN64 ? MipsII::MO_GOT_OFST : MipsII::MO_ABS_LO;
399  SDValue Lo = DAG.getNode(MipsISD::Lo, DL, Ty,
400  getTargetNode(N, Ty, DAG, LoFlag));
401  return DAG.getNode(ISD::ADD, DL, Ty, Load, Lo);
402  }
403 
404  // This method creates the following nodes, which are necessary for
405  // computing a global symbol's address:
406  //
407  // (load (wrapper $gp, %got(sym)))
408  template <class NodeTy>
409  SDValue getAddrGlobal(NodeTy *N, const SDLoc &DL, EVT Ty, SelectionDAG &DAG,
410  unsigned Flag, SDValue Chain,
411  const MachinePointerInfo &PtrInfo) const {
412  SDValue Tgt = DAG.getNode(MipsISD::Wrapper, DL, Ty, getGlobalReg(DAG, Ty),
413  getTargetNode(N, Ty, DAG, Flag));
414  return DAG.getLoad(Ty, DL, Chain, Tgt, PtrInfo);
415  }
416 
417  // This method creates the following nodes, which are necessary for
418  // computing a global symbol's address in large-GOT mode:
419  //
420  // (load (wrapper (add %hi(sym), $gp), %lo(sym)))
421  template <class NodeTy>
422  SDValue getAddrGlobalLargeGOT(NodeTy *N, const SDLoc &DL, EVT Ty,
423  SelectionDAG &DAG, unsigned HiFlag,
424  unsigned LoFlag, SDValue Chain,
425  const MachinePointerInfo &PtrInfo) const {
426  SDValue Hi = DAG.getNode(MipsISD::GotHi, DL, Ty,
427  getTargetNode(N, Ty, DAG, HiFlag));
428  Hi = DAG.getNode(ISD::ADD, DL, Ty, Hi, getGlobalReg(DAG, Ty));
429  SDValue Wrapper = DAG.getNode(MipsISD::Wrapper, DL, Ty, Hi,
430  getTargetNode(N, Ty, DAG, LoFlag));
431  return DAG.getLoad(Ty, DL, Chain, Wrapper, PtrInfo);
432  }
433 
434  // This method creates the following nodes, which are necessary for
435  // computing a symbol's address in non-PIC mode:
436  //
437  // (add %hi(sym), %lo(sym))
438  //
439  // This method covers O32, N32 and N64 in sym32 mode.
440  template <class NodeTy>
441  SDValue getAddrNonPIC(NodeTy *N, const SDLoc &DL, EVT Ty,
442  SelectionDAG &DAG) const {
443  SDValue Hi = getTargetNode(N, Ty, DAG, MipsII::MO_ABS_HI);
444  SDValue Lo = getTargetNode(N, Ty, DAG, MipsII::MO_ABS_LO);
445  return DAG.getNode(ISD::ADD, DL, Ty,
446  DAG.getNode(MipsISD::Hi, DL, Ty, Hi),
447  DAG.getNode(MipsISD::Lo, DL, Ty, Lo));
448  }
449 
450  // This method creates the following nodes, which are necessary for
451  // computing a symbol's address in non-PIC mode for N64.
452  //
453  // (add (shl (add (shl (add %highest(sym), %higher(sim)), 16), %high(sym)),
454  // 16), %lo(%sym))
455  //
456  // FIXME: This method is not efficent for (micro)MIPS64R6.
457  template <class NodeTy>
458  SDValue getAddrNonPICSym64(NodeTy *N, const SDLoc &DL, EVT Ty,
459  SelectionDAG &DAG) const {
460  SDValue Hi = getTargetNode(N, Ty, DAG, MipsII::MO_ABS_HI);
461  SDValue Lo = getTargetNode(N, Ty, DAG, MipsII::MO_ABS_LO);
462 
463  SDValue Highest =
464  DAG.getNode(MipsISD::Highest, DL, Ty,
465  getTargetNode(N, Ty, DAG, MipsII::MO_HIGHEST));
466  SDValue Higher = getTargetNode(N, Ty, DAG, MipsII::MO_HIGHER);
467  SDValue HigherPart =
468  DAG.getNode(ISD::ADD, DL, Ty, Highest,
469  DAG.getNode(MipsISD::Higher, DL, Ty, Higher));
470  SDValue Cst = DAG.getConstant(16, DL, MVT::i32);
471  SDValue Shift = DAG.getNode(ISD::SHL, DL, Ty, HigherPart, Cst);
472  SDValue Add = DAG.getNode(ISD::ADD, DL, Ty, Shift,
473  DAG.getNode(MipsISD::Hi, DL, Ty, Hi));
474  SDValue Shift2 = DAG.getNode(ISD::SHL, DL, Ty, Add, Cst);
475 
476  return DAG.getNode(ISD::ADD, DL, Ty, Shift2,
477  DAG.getNode(MipsISD::Lo, DL, Ty, Lo));
478  }
479 
480  // This method creates the following nodes, which are necessary for
481  // computing a symbol's address using gp-relative addressing:
482  //
483  // (add $gp, %gp_rel(sym))
484  template <class NodeTy>
485  SDValue getAddrGPRel(NodeTy *N, const SDLoc &DL, EVT Ty,
486  SelectionDAG &DAG, bool IsN64) const {
487  SDValue GPRel = getTargetNode(N, Ty, DAG, MipsII::MO_GPREL);
488  return DAG.getNode(
489  ISD::ADD, DL, Ty,
490  DAG.getRegister(IsN64 ? Mips::GP_64 : Mips::GP, Ty),
491  DAG.getNode(MipsISD::GPRel, DL, DAG.getVTList(Ty), GPRel));
492  }
493 
494  /// This function fills Ops, which is the list of operands that will later
495  /// be used when a function call node is created. It also generates
496  /// copyToReg nodes to set up argument registers.
497  virtual void
498  getOpndList(SmallVectorImpl<SDValue> &Ops,
499  std::deque<std::pair<unsigned, SDValue>> &RegsToPass,
500  bool IsPICCall, bool GlobalOrExternal, bool InternalLinkage,
501  bool IsCallReloc, CallLoweringInfo &CLI, SDValue Callee,
502  SDValue Chain) const;
503 
504  protected:
505  SDValue lowerLOAD(SDValue Op, SelectionDAG &DAG) const;
506  SDValue lowerSTORE(SDValue Op, SelectionDAG &DAG) const;
507 
508  // Subtarget Info
510  // Cache the ABI from the TargetMachine, we use it everywhere.
511  const MipsABIInfo &ABI;
512 
513  private:
514  // Create a TargetGlobalAddress node.
515  SDValue getTargetNode(GlobalAddressSDNode *N, EVT Ty, SelectionDAG &DAG,
516  unsigned Flag) const;
517 
518  // Create a TargetExternalSymbol node.
519  SDValue getTargetNode(ExternalSymbolSDNode *N, EVT Ty, SelectionDAG &DAG,
520  unsigned Flag) const;
521 
522  // Create a TargetBlockAddress node.
523  SDValue getTargetNode(BlockAddressSDNode *N, EVT Ty, SelectionDAG &DAG,
524  unsigned Flag) const;
525 
526  // Create a TargetJumpTable node.
527  SDValue getTargetNode(JumpTableSDNode *N, EVT Ty, SelectionDAG &DAG,
528  unsigned Flag) const;
529 
530  // Create a TargetConstantPool node.
531  SDValue getTargetNode(ConstantPoolSDNode *N, EVT Ty, SelectionDAG &DAG,
532  unsigned Flag) const;
533 
534  // Lower Operand helpers
535  SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
536  CallingConv::ID CallConv, bool isVarArg,
538  const SDLoc &dl, SelectionDAG &DAG,
539  SmallVectorImpl<SDValue> &InVals,
541 
542  // Lower Operand specifics
543  SDValue lowerBRCOND(SDValue Op, SelectionDAG &DAG) const;
544  SDValue lowerConstantPool(SDValue Op, SelectionDAG &DAG) const;
545  SDValue lowerGlobalAddress(SDValue Op, SelectionDAG &DAG) const;
546  SDValue lowerBlockAddress(SDValue Op, SelectionDAG &DAG) const;
547  SDValue lowerGlobalTLSAddress(SDValue Op, SelectionDAG &DAG) const;
548  SDValue lowerJumpTable(SDValue Op, SelectionDAG &DAG) const;
549  SDValue lowerSELECT(SDValue Op, SelectionDAG &DAG) const;
550  SDValue lowerSETCC(SDValue Op, SelectionDAG &DAG) const;
551  SDValue lowerVASTART(SDValue Op, SelectionDAG &DAG) const;
552  SDValue lowerVAARG(SDValue Op, SelectionDAG &DAG) const;
553  SDValue lowerFCOPYSIGN(SDValue Op, SelectionDAG &DAG) const;
554  SDValue lowerFABS(SDValue Op, SelectionDAG &DAG) const;
555  SDValue lowerFRAMEADDR(SDValue Op, SelectionDAG &DAG) const;
556  SDValue lowerRETURNADDR(SDValue Op, SelectionDAG &DAG) const;
557  SDValue lowerEH_RETURN(SDValue Op, SelectionDAG &DAG) const;
558  SDValue lowerATOMIC_FENCE(SDValue Op, SelectionDAG& DAG) const;
559  SDValue lowerShiftLeftParts(SDValue Op, SelectionDAG& DAG) const;
560  SDValue lowerShiftRightParts(SDValue Op, SelectionDAG& DAG,
561  bool IsSRA) const;
562  SDValue lowerEH_DWARF_CFA(SDValue Op, SelectionDAG &DAG) const;
563  SDValue lowerFP_TO_SINT(SDValue Op, SelectionDAG &DAG) const;
564 
565  /// isEligibleForTailCallOptimization - Check whether the call is eligible
566  /// for tail call optimization.
567  virtual bool
568  isEligibleForTailCallOptimization(const CCState &CCInfo,
569  unsigned NextStackOffset,
570  const MipsFunctionInfo &FI) const = 0;
571 
572  /// copyByValArg - Copy argument registers which were used to pass a byval
573  /// argument to the stack. Create a stack frame object for the byval
574  /// argument.
575  void copyByValRegs(SDValue Chain, const SDLoc &DL,
576  std::vector<SDValue> &OutChains, SelectionDAG &DAG,
577  const ISD::ArgFlagsTy &Flags,
578  SmallVectorImpl<SDValue> &InVals,
579  const Argument *FuncArg, unsigned FirstReg,
580  unsigned LastReg, const CCValAssign &VA,
581  MipsCCState &State) const;
582 
583  /// passByValArg - Pass a byval argument in registers or on stack.
584  void passByValArg(SDValue Chain, const SDLoc &DL,
585  std::deque<std::pair<unsigned, SDValue>> &RegsToPass,
586  SmallVectorImpl<SDValue> &MemOpChains, SDValue StackPtr,
588  unsigned FirstReg, unsigned LastReg,
589  const ISD::ArgFlagsTy &Flags, bool isLittle,
590  const CCValAssign &VA) const;
591 
592  /// writeVarArgRegs - Write variable function arguments passed in registers
593  /// to the stack. Also create a stack frame object for the first variable
594  /// argument.
595  void writeVarArgRegs(std::vector<SDValue> &OutChains, SDValue Chain,
596  const SDLoc &DL, SelectionDAG &DAG,
597  CCState &State) const;
598 
599  SDValue
600  LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
602  const SDLoc &dl, SelectionDAG &DAG,
603  SmallVectorImpl<SDValue> &InVals) const override;
604 
605  SDValue passArgOnStack(SDValue StackPtr, unsigned Offset, SDValue Chain,
606  SDValue Arg, const SDLoc &DL, bool IsTailCall,
607  SelectionDAG &DAG) const;
608 
610  SmallVectorImpl<SDValue> &InVals) const override;
611 
612  bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &MF,
613  bool isVarArg,
615  LLVMContext &Context) const override;
616 
617  SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
619  const SmallVectorImpl<SDValue> &OutVals,
620  const SDLoc &dl, SelectionDAG &DAG) const override;
621 
623  const SDLoc &DL, SelectionDAG &DAG) const;
624 
625  bool shouldSignExtendTypeInLibCall(EVT Type, bool IsSigned) const override;
626 
627  // Inline asm support
628  ConstraintType getConstraintType(StringRef Constraint) const override;
629 
630  /// Examine constraint string and operand type and determine a weight value.
631  /// The operand object must already have been set up with the operand type.
632  ConstraintWeight getSingleConstraintMatchWeight(
633  AsmOperandInfo &info, const char *constraint) const override;
634 
635  /// This function parses registers that appear in inline-asm constraints.
636  /// It returns pair (0, 0) on failure.
637  std::pair<unsigned, const TargetRegisterClass *>
638  parseRegForInlineAsmConstraint(StringRef C, MVT VT) const;
639 
640  std::pair<unsigned, const TargetRegisterClass *>
641  getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI,
642  StringRef Constraint, MVT VT) const override;
643 
644  /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops
645  /// vector. If it is invalid, don't add anything to Ops. If hasMemory is
646  /// true it means one of the asm constraint of the inline asm instruction
647  /// being processed is 'm'.
648  void LowerAsmOperandForConstraint(SDValue Op,
649  std::string &Constraint,
650  std::vector<SDValue> &Ops,
651  SelectionDAG &DAG) const override;
652 
653  unsigned
654  getInlineAsmMemConstraint(StringRef ConstraintCode) const override {
655  if (ConstraintCode == "R")
657  else if (ConstraintCode == "ZC")
659  return TargetLowering::getInlineAsmMemConstraint(ConstraintCode);
660  }
661 
662  bool isLegalAddressingMode(const DataLayout &DL, const AddrMode &AM,
663  Type *Ty, unsigned AS,
664  Instruction *I = nullptr) const override;
665 
666  bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override;
667 
668  EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign,
669  unsigned SrcAlign,
670  bool IsMemset, bool ZeroMemset,
671  bool MemcpyStrSrc,
672  MachineFunction &MF) const override;
673 
674  /// isFPImmLegal - Returns true if the target can instruction select the
675  /// specified FP immediate natively. If false, the legalizer will
676  /// materialize the FP immediate as a load from a constant pool.
677  bool isFPImmLegal(const APFloat &Imm, EVT VT) const override;
678 
679  unsigned getJumpTableEncoding() const override;
680  bool useSoftFloat() const override;
681 
682  bool shouldInsertFencesForAtomic(const Instruction *I) const override {
683  return true;
684  }
685 
686  /// Emit a sign-extension using sll/sra, seb, or seh appropriately.
687  MachineBasicBlock *emitSignExtendToI32InReg(MachineInstr &MI,
688  MachineBasicBlock *BB,
689  unsigned Size, unsigned DstReg,
690  unsigned SrcRec) const;
691 
692  MachineBasicBlock *emitAtomicBinary(MachineInstr &MI,
693  MachineBasicBlock *BB) const;
694  MachineBasicBlock *emitAtomicBinaryPartword(MachineInstr &MI,
695  MachineBasicBlock *BB,
696  unsigned Size) const;
697  MachineBasicBlock *emitAtomicCmpSwap(MachineInstr &MI,
698  MachineBasicBlock *BB) const;
699  MachineBasicBlock *emitAtomicCmpSwapPartword(MachineInstr &MI,
700  MachineBasicBlock *BB,
701  unsigned Size) const;
702  MachineBasicBlock *emitSEL_D(MachineInstr &MI, MachineBasicBlock *BB) const;
703  MachineBasicBlock *emitPseudoSELECT(MachineInstr &MI, MachineBasicBlock *BB,
704  bool isFPCmp, unsigned Opc) const;
705  MachineBasicBlock *emitPseudoD_SELECT(MachineInstr &MI,
706  MachineBasicBlock *BB) const;
707  };
708 
709  /// Create MipsTargetLowering objects.
710  const MipsTargetLowering *
712  const MipsSubtarget &STI);
713  const MipsTargetLowering *
715  const MipsSubtarget &STI);
716 
717 namespace Mips {
718 
720  const TargetLibraryInfo *libInfo);
721 
722 } // end namespace Mips
723 
724 } // end namespace llvm
725 
726 #endif // LLVM_LIB_TARGET_MIPS_MIPSISELLOWERING_H
const MipsTargetLowering * createMipsSETargetLowering(const MipsTargetMachine &TM, const MipsSubtarget &STI)
uint64_t CallInst * C
static SDValue LowerCallResult(SDValue Chain, SDValue InFlag, const SmallVectorImpl< CCValAssign > &RVLocs, const SDLoc &dl, SelectionDAG &DAG, SmallVectorImpl< SDValue > &InVals)
LowerCallResult - Lower the result values of a call into the appropriate copies out of appropriate ph...
BUILTIN_OP_END - This must be the last enum value in this list.
Definition: ISDOpcodes.h:877
A parsed version of the target data layout string in and methods for querying it. ...
Definition: DataLayout.h:111
FastISel * createFastISel(FunctionLoweringInfo &funcInfo, const TargetLibraryInfo *libInfo)
This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null...
SDValue getAddrGPRel(NodeTy *N, const SDLoc &DL, EVT Ty, SelectionDAG &DAG, bool IsN64) const
This class represents an incoming formal argument to a Function.
Definition: Argument.h:30
LLVMContext & Context
const MipsSubtarget & Subtarget
This class represents lattice values for constants.
Definition: AllocatorList.h:24
const MipsTargetLowering * createMips16TargetLowering(const MipsTargetMachine &TM, const MipsSubtarget &STI)
Create MipsTargetLowering objects.
MO_HIGHER/HIGHEST - Represents the highest or higher half word of a 64-bit symbol address...
Definition: MipsBaseInfo.h:85
bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &State)
CCAssignFn - This function assigns a location for Val, updating State to reflect the change...
Function Alias Analysis Results
unsigned const TargetRegisterInfo * TRI
SDValue getNode(unsigned Opcode, const SDLoc &DL, EVT VT, ArrayRef< SDUse > Ops)
Gets or creates the specified node.
bool isVectorTy() const
True if this is an instance of VectorType.
Definition: Type.h:230
SDValue getAddrNonPIC(NodeTy *N, const SDLoc &DL, EVT Ty, SelectionDAG &DAG) const
SDValue getAddrLocal(NodeTy *N, const SDLoc &DL, EVT Ty, SelectionDAG &DAG, bool IsN32OrN64) const
NodeType
ISD::NodeType enum - This enum defines the target-independent operators for a SelectionDAG.
Definition: ISDOpcodes.h:39
Shift and rotation operations.
Definition: ISDOpcodes.h:410
This class consists of common code factored out of the SmallVector class to reduce code duplication b...
Definition: APFloat.h:42
The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...
SDValue getEntryNode() const
Return the token chain corresponding to the entry of the function.
Definition: SelectionDAG.h:460
SDVTList getVTList(EVT VT)
Return an SDVTList that represents the list of values specified.
SDValue getAddrGlobalLargeGOT(NodeTy *N, const SDLoc &DL, EVT Ty, SelectionDAG &DAG, unsigned HiFlag, unsigned LoFlag, SDValue Chain, const MachinePointerInfo &PtrInfo) const
This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...
MO_ABS_HI/LO - Represents the hi or low part of an absolute symbol address.
Definition: MipsBaseInfo.h:52
This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...
Definition: FastISel.h:67
MachineFunction & getMachineFunction() const
Definition: SelectionDAG.h:398
unsigned getABIAlignmentForCallingConv(Type *ArgTy, DataLayout DL) const override
Return the correct alignment for the current calling convention.
SDValue getAddrNonPICSym64(NodeTy *N, const SDLoc &DL, EVT Ty, SelectionDAG &DAG) const
This contains information for each constraint that we are lowering.
Simple integer binary arithmetic operators.
Definition: ISDOpcodes.h:201
virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const
amdgpu Simplify well known AMD library false Value * Callee
MO_GPREL - Represents the offset from the current gp value to be used for the relocatable object file...
Definition: MipsBaseInfo.h:48
Flag
These should be considered private to the implementation of the MCInstrDesc class.
Definition: MCInstrDesc.h:118
Machine Value Type.
The instances of the Type class are immutable: once they are created, they are never changed...
Definition: Type.h:46
This is an important class for using LLVM in a threaded context.
Definition: LLVMContext.h:69
This is an important base class in LLVM.
Definition: Constant.h:42
unsigned getExceptionPointerRegister(const Constant *PersonalityFn) const override
If a physical register, this returns the register that receives the exception address on entry to an ...
ISD::NodeType getExtendForAtomicOps() const override
Returns how the platform&#39;s atomic operations are extended (ZERO_EXTEND, SIGN_EXTEND, or ANY_EXTEND).
SDValue getAddrGlobal(NodeTy *N, const SDLoc &DL, EVT Ty, SelectionDAG &DAG, unsigned Flag, SDValue Chain, const MachinePointerInfo &PtrInfo) const
lazy value info
Extended Value Type.
Definition: ValueTypes.h:34
TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...
This structure contains all information that is necessary for lowering calls.
This class contains a discriminated union of information about pointers in memory operands...
SDValue getLoad(EVT VT, const SDLoc &dl, SDValue Chain, SDValue Ptr, MachinePointerInfo PtrInfo, unsigned Alignment=0, MachineMemOperand::Flags MMOFlags=MachineMemOperand::MONone, const AAMDNodes &AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr)
Loads are not normal binary operators: their result type is not determined by their operands...
MO_GOT - Represents the offset into the global offset table at which the address the relocation entry...
Definition: MipsBaseInfo.h:38
CCState - This class holds information needed while lowering arguments and return values...
This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...
Definition: SelectionDAG.h:222
Provides information about what library functions are available for the current target.
CCValAssign - Represent assignment of one arg/retval to a location.
unsigned getABITypeAlignment(Type *Ty) const
Returns the minimum ABI-required alignment for the specified type.
Definition: DataLayout.cpp:730
Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...
static const int FIRST_TARGET_MEMORY_OPCODE
FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...
Definition: ISDOpcodes.h:884
Represents one node in the SelectionDAG.
amdgpu Simplify well known AMD library false Value Value * Arg
Representation of each machine instruction.
Definition: MachineInstr.h:64
bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override
Returns true if a cast between SrcAS and DestAS is a noop.
static SDValue LowerInterruptReturn(SmallVectorImpl< SDValue > &RetOps, const SDLoc &DL, SelectionDAG &DAG)
#define I(x, y, z)
Definition: MD5.cpp:58
#define N
FunctionLoweringInfo - This contains information that is global to a function that is used when lower...
bool isJumpTableRelative() const override
MipsFunctionInfo - This class is derived from MachineFunction private Mips target-specific informatio...
uint32_t Size
Definition: Profile.cpp:47
SDValue getConstant(uint64_t Val, const SDLoc &DL, EVT VT, bool isTarget=false, bool isOpaque=false)
Create a ConstantSDNode wrapping a constant value.
static MachinePointerInfo getGOT(MachineFunction &MF)
Return a MachinePointerInfo record that refers to a GOT entry.
unsigned getExceptionSelectorRegister(const Constant *PersonalityFn) const override
If a physical register, this returns the register that receives the exception typeid on entry to a la...
SDValue getRegister(unsigned Reg, EVT VT)
IRTranslator LLVM IR MI
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:49
const MipsABIInfo & ABI
Conversion operators.
Definition: ISDOpcodes.h:465
Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...
MVT getScalarShiftAmountTy(const DataLayout &, EVT) const override
EVT is not used in-tree, but is used by out-of-tree target.
This file describes how to lower LLVM code to machine code.