LLVM  6.0.0svn
SIOptimizeExecMaskingPreRA.cpp
Go to the documentation of this file.
1 //===-- SIOptimizeExecMaskingPreRA.cpp ------------------------------------===//
2 //
3 // The LLVM Compiler Infrastructure
4 //
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
7 //
8 //===----------------------------------------------------------------------===//
9 //
10 /// \file
11 /// \brief This pass removes redundant S_OR_B64 instructions enabling lanes in
12 /// the exec. If two SI_END_CF (lowered as S_OR_B64) come together without any
13 /// vector instructions between them we can only keep outer SI_END_CF, given
14 /// that CFG is structured and exec bits of the outer end statement are always
15 /// not less than exec bit of the inner one.
16 ///
17 /// This needs to be done before the RA to eliminate saved exec bits registers
18 /// but after register coalescer to have no vector registers copies in between
19 /// of different end cf statements.
20 ///
21 //===----------------------------------------------------------------------===//
22 
23 #include "AMDGPU.h"
24 #include "AMDGPUSubtarget.h"
25 #include "SIInstrInfo.h"
28 
29 using namespace llvm;
30 
31 #define DEBUG_TYPE "si-optimize-exec-masking-pre-ra"
32 
33 namespace {
34 
35 class SIOptimizeExecMaskingPreRA : public MachineFunctionPass {
36 public:
37  static char ID;
38 
39 public:
40  SIOptimizeExecMaskingPreRA() : MachineFunctionPass(ID) {
42  }
43 
44  bool runOnMachineFunction(MachineFunction &MF) override;
45 
46  StringRef getPassName() const override {
47  return "SI optimize exec mask operations pre-RA";
48  }
49 
50  void getAnalysisUsage(AnalysisUsage &AU) const override {
52  AU.setPreservesAll();
54  }
55 };
56 
57 } // End anonymous namespace.
58 
59 INITIALIZE_PASS_BEGIN(SIOptimizeExecMaskingPreRA, DEBUG_TYPE,
60  "SI optimize exec mask operations pre-RA", false, false)
62 INITIALIZE_PASS_END(SIOptimizeExecMaskingPreRA, DEBUG_TYPE,
63  "SI optimize exec mask operations pre-RA", false, false)
64 
65 char SIOptimizeExecMaskingPreRA::ID = 0;
66 
67 char &llvm::SIOptimizeExecMaskingPreRAID = SIOptimizeExecMaskingPreRA::ID;
68 
70  return new SIOptimizeExecMaskingPreRA();
71 }
72 
73 static bool isEndCF(const MachineInstr& MI, const SIRegisterInfo* TRI) {
74  return MI.getOpcode() == AMDGPU::S_OR_B64 &&
75  MI.modifiesRegister(AMDGPU::EXEC, TRI);
76 }
77 
78 static bool isFullExecCopy(const MachineInstr& MI) {
79  return MI.isFullCopy() && MI.getOperand(1).getReg() == AMDGPU::EXEC;
80 }
81 
82 static unsigned getOrNonExecReg(const MachineInstr &MI,
83  const SIInstrInfo &TII) {
84  auto Op = TII.getNamedOperand(MI, AMDGPU::OpName::src1);
85  if (Op->isReg() && Op->getReg() != AMDGPU::EXEC)
86  return Op->getReg();
87  Op = TII.getNamedOperand(MI, AMDGPU::OpName::src0);
88  if (Op->isReg() && Op->getReg() != AMDGPU::EXEC)
89  return Op->getReg();
90  return AMDGPU::NoRegister;
91 }
92 
94  const SIInstrInfo &TII,
95  const MachineRegisterInfo &MRI) {
96  auto SavedExec = getOrNonExecReg(MI, TII);
97  if (SavedExec == AMDGPU::NoRegister)
98  return nullptr;
99  auto SaveExecInst = MRI.getUniqueVRegDef(SavedExec);
100  if (!SaveExecInst || !isFullExecCopy(*SaveExecInst))
101  return nullptr;
102  return SaveExecInst;
103 }
104 
105 bool SIOptimizeExecMaskingPreRA::runOnMachineFunction(MachineFunction &MF) {
106  if (skipFunction(*MF.getFunction()))
107  return false;
108 
109  const SISubtarget &ST = MF.getSubtarget<SISubtarget>();
110  const SIRegisterInfo *TRI = ST.getRegisterInfo();
111  const SIInstrInfo *TII = ST.getInstrInfo();
113  LiveIntervals *LIS = &getAnalysis<LiveIntervals>();
114  DenseSet<unsigned> RecalcRegs({AMDGPU::EXEC_LO, AMDGPU::EXEC_HI});
115  bool Changed = false;
116 
117  for (MachineBasicBlock &MBB : MF) {
118 
119  // Try to remove unneeded instructions before s_endpgm.
120  if (MBB.succ_empty()) {
121  if (MBB.empty() || MBB.back().getOpcode() != AMDGPU::S_ENDPGM)
122  continue;
123 
124  SmallVector<MachineBasicBlock*, 4> Blocks({&MBB});
125 
126  while (!Blocks.empty()) {
127  auto CurBB = Blocks.pop_back_val();
128  auto I = CurBB->rbegin(), E = CurBB->rend();
129  if (I != E) {
130  if (I->isUnconditionalBranch() || I->getOpcode() == AMDGPU::S_ENDPGM)
131  ++I;
132  else if (I->isBranch())
133  continue;
134  }
135 
136  while (I != E) {
137  if (I->isDebugValue())
138  continue;
139  if (I->mayStore() || I->isBarrier() || I->isCall() ||
140  I->hasUnmodeledSideEffects() || I->hasOrderedMemoryRef())
141  break;
142 
143  DEBUG(dbgs() << "Removing no effect instruction: " << *I << '\n');
144 
145  for (auto &Op : I->operands()) {
146  if (Op.isReg())
147  RecalcRegs.insert(Op.getReg());
148  }
149 
150  auto Next = std::next(I);
152  I->eraseFromParent();
153  I = Next;
154 
155  Changed = true;
156  }
157 
158  if (I != E)
159  continue;
160 
161  // Try to ascend predecessors.
162  for (auto *Pred : CurBB->predecessors()) {
163  if (Pred->succ_size() == 1)
164  Blocks.push_back(Pred);
165  }
166  }
167  continue;
168  }
169 
170  // Try to collapse adjacent endifs.
171  auto Lead = MBB.begin(), E = MBB.end();
172  if (MBB.succ_size() != 1 || Lead == E || !isEndCF(*Lead, TRI))
173  continue;
174 
175  const MachineBasicBlock* Succ = *MBB.succ_begin();
176  if (!MBB.isLayoutSuccessor(Succ))
177  continue;
178 
179  auto I = std::next(Lead);
180 
181  for ( ; I != E; ++I)
182  if (!TII->isSALU(*I) || I->readsRegister(AMDGPU::EXEC, TRI))
183  break;
184 
185  if (I != E)
186  continue;
187 
188  const auto NextLead = Succ->begin();
189  if (NextLead == Succ->end() || !isEndCF(*NextLead, TRI) ||
190  !getOrExecSource(*NextLead, *TII, MRI))
191  continue;
192 
193  DEBUG(dbgs() << "Redundant EXEC = S_OR_B64 found: " << *Lead << '\n');
194 
195  auto SaveExec = getOrExecSource(*Lead, *TII, MRI);
196  unsigned SaveExecReg = getOrNonExecReg(*Lead, *TII);
197  for (auto &Op : Lead->operands()) {
198  if (Op.isReg())
199  RecalcRegs.insert(Op.getReg());
200  }
201 
202  LIS->RemoveMachineInstrFromMaps(*Lead);
203  Lead->eraseFromParent();
204  if (SaveExecReg) {
205  LIS->removeInterval(SaveExecReg);
206  LIS->createAndComputeVirtRegInterval(SaveExecReg);
207  }
208 
209  Changed = true;
210 
211  // If the only use of saved exec in the removed instruction is S_AND_B64
212  // fold the copy now.
213  if (!SaveExec || !SaveExec->isFullCopy())
214  continue;
215 
216  unsigned SavedExec = SaveExec->getOperand(0).getReg();
217  bool SafeToReplace = true;
218  for (auto& U : MRI.use_nodbg_instructions(SavedExec)) {
219  if (U.getParent() != SaveExec->getParent()) {
220  SafeToReplace = false;
221  break;
222  }
223 
224  DEBUG(dbgs() << "Redundant EXEC COPY: " << *SaveExec << '\n');
225  }
226 
227  if (SafeToReplace) {
228  LIS->RemoveMachineInstrFromMaps(*SaveExec);
229  SaveExec->eraseFromParent();
230  MRI.replaceRegWith(SavedExec, AMDGPU::EXEC);
231  LIS->removeInterval(SavedExec);
232  }
233  }
234 
235  if (Changed) {
236  for (auto Reg : RecalcRegs) {
238  LIS->removeInterval(Reg);
239  if (!MRI.reg_empty(Reg))
241  } else {
242  for (MCRegUnitIterator U(Reg, TRI); U.isValid(); ++U)
243  LIS->removeRegUnit(*U);
244  }
245  }
246  }
247 
248  return Changed;
249 }
bool modifiesRegister(unsigned Reg, const TargetRegisterInfo *TRI) const
Return true if the MachineInstr modifies (fully define or partially define) the specified register...
Definition: MachineInstr.h:945
static PassRegistry * getPassRegistry()
getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...
AMDGPU specific subclass of TargetSubtarget.
void RemoveMachineInstrFromMaps(MachineInstr &MI)
Compute iterated dominance frontiers using a linear time algorithm.
Definition: AllocatorList.h:24
unsigned getReg() const
getReg - Returns the register number.
static bool isVirtualRegister(unsigned Reg)
Return true if the specified register number is in the virtual register namespace.
const SIInstrInfo * getInstrInfo() const override
static bool isFullExecCopy(const MachineInstr &MI)
SI optimize exec mask operations pre RA
AnalysisUsage & addRequired()
#define INITIALIZE_PASS_DEPENDENCY(depName)
Definition: PassSupport.h:51
MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...
const HexagonInstrInfo * TII
Reg
All possible values of the reg field in the ModR/M byte.
char & SIOptimizeExecMaskingPreRAID
unsigned getOpcode() const
Returns the opcode of this MachineInstr.
Definition: MachineInstr.h:290
INITIALIZE_PASS_BEGIN(SIOptimizeExecMaskingPreRA, DEBUG_TYPE, "SI optimize exec mask operations pre-RA", false, false) INITIALIZE_PASS_END(SIOptimizeExecMaskingPreRA
bool isFullCopy() const
Definition: MachineInstr.h:841
LLVM_READONLY MachineOperand * getNamedOperand(MachineInstr &MI, unsigned OperandName) const
Returns the operand named Op.
void initializeSIOptimizeExecMaskingPreRAPass(PassRegistry &)
static MachineInstr * getOrExecSource(const MachineInstr &MI, const SIInstrInfo &TII, const MachineRegisterInfo &MRI)
SI optimize exec mask operations
static unsigned getOrNonExecReg(const MachineInstr &MI, const SIInstrInfo &TII)
FunctionPass * createSIOptimizeExecMaskingPreRAPass()
unsigned const MachineRegisterInfo * MRI
const TargetSubtargetInfo & getSubtarget() const
getSubtarget - Return the subtarget for which this machine code is being compiled.
void getAnalysisUsage(AnalysisUsage &AU) const override
getAnalysisUsage - Subclasses that override getAnalysisUsage must call this.
void removeInterval(unsigned Reg)
Interval removal.
static GCRegistry::Add< CoreCLRGC > E("coreclr", "CoreCLR-compatible GC")
Represent the analysis usage information of a pass.
FunctionPass class - This class is used to implement most global optimizations.
Definition: Pass.h:285
INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, "Assign register bank of generic virtual registers", false, false) RegBankSelect
void removeRegUnit(unsigned Unit)
Remove computed live range for register unit Unit.
const SIRegisterInfo * getRegisterInfo() const override
static bool isSALU(const MachineInstr &MI)
Definition: SIInstrInfo.h:287
This is a &#39;vector&#39; (really, a variable-sized array), optimized for the case when the array is small...
Definition: SmallVector.h:864
LLVM_NODISCARD T pop_back_val()
Definition: SmallVector.h:385
static bool isEndCF(const MachineInstr &MI, const SIRegisterInfo *TRI)
MachineInstr * getUniqueVRegDef(unsigned Reg) const
getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...
raw_ostream & dbgs()
dbgs() - This returns a reference to a raw_ostream for debugging messages.
Definition: Debug.cpp:132
bool isValid() const
isValid - returns true if this iterator is not yet at the end.
void setPreservesAll()
Set by analyses that do not transform their input at all.
void replaceRegWith(unsigned FromReg, unsigned ToReg)
replaceRegWith - Replace all instances of FromReg with ToReg in the machine function.
MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.
Representation of each machine instruction.
Definition: MachineInstr.h:59
Interface definition for SIInstrInfo.
MachineRegisterInfo & getRegInfo()
getRegInfo - Return information about the registers currently in use.
#define I(x, y, z)
Definition: MD5.cpp:58
const Function * getFunction() const
getFunction - Return the LLVM function that this machine code represents
#define DEBUG_TYPE
bool reg_empty(unsigned RegNo) const
reg_empty - Return true if there are no instructions using or defining the specified register (it may...
#define DEBUG(X)
Definition: Debug.h:118
IRTranslator LLVM IR MI
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:49
const MachineOperand & getOperand(unsigned i) const
Definition: MachineInstr.h:295
iterator_range< use_instr_nodbg_iterator > use_nodbg_instructions(unsigned Reg) const
LiveInterval & createAndComputeVirtRegInterval(unsigned Reg)