LLVM 22.0.0git
|
#include "Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h"
Additional Inherited Members | |
![]() | |
MCCodeEmitter () | |
Definition at line 30 of file MipsMCCodeEmitter.h.
|
inline |
Definition at line 39 of file MipsMCCodeEmitter.h.
|
delete |
|
overridedefault |
void MipsMCCodeEmitter::EmitByte | ( | unsigned char | C, |
raw_ostream & | OS | ||
) | const |
Definition at line 152 of file MipsMCCodeEmitter.cpp.
References llvm::CallingConv::C, and OS.
|
overridevirtual |
encodeInstruction - Emit the instruction.
Size the instruction with Desc.getSize().
Implements llvm::MCCodeEmitter.
Definition at line 158 of file MipsMCCodeEmitter.cpp.
References llvm::big, Endian, llvm::MCInstrInfo::get(), getBinaryCodeForInstr(), getMovePRegPairOpValue(), llvm::MCInst::getOpcode(), llvm::little, llvm_unreachable, LowerLargeShift(), MI, N, llvm::MCInst::setOpcode(), and Size.
uint64_t llvm::MipsMCCodeEmitter::getBinaryCodeForInstr | ( | const MCInst & | MI, |
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Referenced by encodeInstruction().
unsigned MipsMCCodeEmitter::getBranchTarget21OpValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTarget21OpValue - Return binary encoding of the branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 395 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAdd(), llvm::Mips::fixup_MIPS_PC21_S2, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTarget21OpValueMM | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTarget21OpValueMM - Return binary encoding of the branch target operand for microMIPS.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 416 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAdd(), llvm::Mips::fixup_MICROMIPS_PC21_S1, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTarget26OpValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTarget26OpValue - Return binary encoding of the branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 437 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAdd(), llvm::Mips::fixup_MIPS_PC26_S2, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTarget26OpValueMM | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTarget26OpValueMM - Return binary encoding of the branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 458 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAdd(), llvm::Mips::fixup_MICROMIPS_PC26_S1, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTarget7OpValueMM | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTarget7OpValueMM - Return binary encoding of the microMIPS branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 335 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::Mips::fixup_MICROMIPS_PC7_S1, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTargetOpValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTargetOpValue - Return binary encoding of the branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 249 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAdd(), llvm::Mips::fixup_Mips_PC16, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTargetOpValue1SImm16 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTargetOpValue1SImm16 - Return binary encoding of the branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 270 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAdd(), llvm::Mips::fixup_Mips_PC16, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTargetOpValueLsl2MMR6 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTargetOpValueLsl2MMR6 - Return binary encoding of the branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 313 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAdd(), llvm::Mips::fixup_Mips_PC16, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTargetOpValueMM | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTargetOpValue - Return binary encoding of the microMIPS branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 375 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::Mips::fixup_MICROMIPS_PC16_S1, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTargetOpValueMMPC10 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTargetOpValueMMPC10 - Return binary encoding of the microMIPS 10-bit branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 355 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::Mips::fixup_MICROMIPS_PC10_S1, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getBranchTargetOpValueMMR6 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getBranchTargetOpValueMMR6 - Return binary encoding of the branch target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 291 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAdd(), llvm::Mips::fixup_Mips_PC16, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getExprOpValue | ( | const MCExpr * | Expr, |
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 589 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), llvm::Mips::fixup_MICROMIPS_CALL16, llvm::Mips::fixup_MICROMIPS_GOT16, llvm::Mips::fixup_MICROMIPS_GOT_DISP, llvm::Mips::fixup_MICROMIPS_GOT_OFST, llvm::Mips::fixup_MICROMIPS_GOT_PAGE, llvm::Mips::fixup_MICROMIPS_GOTTPREL, llvm::Mips::fixup_MICROMIPS_GPOFF_HI, llvm::Mips::fixup_MICROMIPS_GPOFF_LO, llvm::Mips::fixup_MICROMIPS_HI16, llvm::Mips::fixup_MICROMIPS_HIGHER, llvm::Mips::fixup_MICROMIPS_HIGHEST, llvm::Mips::fixup_MICROMIPS_LO16, llvm::Mips::fixup_MICROMIPS_SUB, llvm::Mips::fixup_MICROMIPS_TLS_DTPREL_HI16, llvm::Mips::fixup_MICROMIPS_TLS_DTPREL_LO16, llvm::Mips::fixup_MICROMIPS_TLS_GD, llvm::Mips::fixup_MICROMIPS_TLS_LDM, llvm::Mips::fixup_MICROMIPS_TLS_TPREL_HI16, llvm::Mips::fixup_MICROMIPS_TLS_TPREL_LO16, llvm::Mips::fixup_Mips_CALL16, llvm::Mips::fixup_Mips_CALL_HI16, llvm::Mips::fixup_Mips_CALL_LO16, llvm::Mips::fixup_Mips_DTPREL_HI, llvm::Mips::fixup_Mips_DTPREL_LO, llvm::Mips::fixup_Mips_GOT, llvm::Mips::fixup_Mips_GOT_DISP, llvm::Mips::fixup_Mips_GOT_HI16, llvm::Mips::fixup_Mips_GOT_LO16, llvm::Mips::fixup_Mips_GOT_OFST, llvm::Mips::fixup_Mips_GOT_PAGE, llvm::Mips::fixup_Mips_GOTTPREL, llvm::Mips::fixup_Mips_GPOFF_HI, llvm::Mips::fixup_Mips_GPOFF_LO, llvm::Mips::fixup_Mips_GPREL16, llvm::Mips::fixup_Mips_HI16, llvm::Mips::fixup_Mips_HIGHER, llvm::Mips::fixup_Mips_HIGHEST, llvm::Mips::fixup_Mips_LO16, llvm::Mips::fixup_MIPS_PCHI16, llvm::Mips::fixup_MIPS_PCLO16, llvm::Mips::fixup_Mips_SUB, llvm::Mips::fixup_Mips_TLSGD, llvm::Mips::fixup_Mips_TLSLDM, llvm::Mips::fixup_Mips_TPREL_HI, llvm::Mips::fixup_Mips_TPREL_LO, getExprOpValue(), llvm::MCExpr::getKind(), llvm::MCExpr::getLoc(), llvm::Mips::isGpOff(), llvm_unreachable, llvm::MCContext::reportError(), llvm::Mips::S_CALL_HI16, llvm::Mips::S_CALL_LO16, llvm::Mips::S_DTPREL, llvm::Mips::S_DTPREL_HI, llvm::Mips::S_DTPREL_LO, llvm::Mips::S_GOT, llvm::Mips::S_GOT_CALL, llvm::Mips::S_GOT_DISP, llvm::Mips::S_GOT_HI16, llvm::Mips::S_GOT_LO16, llvm::Mips::S_GOT_OFST, llvm::Mips::S_GOT_PAGE, llvm::Mips::S_GOTTPREL, llvm::Mips::S_GPREL, llvm::Mips::S_HI, llvm::Mips::S_HIGHER, llvm::Mips::S_HIGHEST, llvm::Mips::S_LO, llvm::Mips::S_NEG, llvm::Mips::S_None, llvm::Mips::S_PCREL_HI16, llvm::Mips::S_PCREL_LO16, llvm::Mips::S_Special, llvm::Mips::S_TLSGD, llvm::Mips::S_TLSLDM, llvm::Mips::S_TPREL_HI, llvm::Mips::S_TPREL_LO, and llvm::MCExpr::Specifier.
Referenced by getExprOpValue(), and getImmOpValue().
unsigned MipsMCCodeEmitter::getImmOpValue | ( | const MCInst & | MI, |
const MCOperand & | MO, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 735 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::Mips::fixup_Mips_AnyImm16, llvm::MipsII::FrmI, llvm::MCInstrInfo::get(), llvm::MCOperand::getExpr(), getExprOpValue(), llvm::MipsII::getFormat(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), MI, and llvm::MCInstrDesc::TSFlags.
Referenced by getMachineOpValue().
unsigned MipsMCCodeEmitter::getJumpOffset16OpValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getJumpOffset16OpValue - Return binary encoding of the jump target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 479 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::Mips::fixup_MICROMIPS_LO16, llvm::Mips::fixup_Mips_LO16, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getJumpTargetOpValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getJumpTargetOpValue - Return binary encoding of the jump target operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 500 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::Mips::fixup_Mips_26, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getJumpTargetOpValueMM | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 516 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::Mips::fixup_MICROMIPS_26_S1, llvm::MCOperand::getExpr(), llvm::MCOperand::getImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getMachineOpValue | ( | const MCInst & | MI, |
const MCOperand & | MO, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
getMachineOpValue - Return binary encoding of operand.
If the machine operand requires relocation, record the relocation and return zero.
Definition at line 716 of file MipsMCCodeEmitter.cpp.
References assert(), llvm::MCOperand::getDFPImm(), llvm::MCRegisterInfo::getEncodingValue(), llvm::MCOperand::getImm(), getImmOpValue(), llvm::MCOperand::getReg(), llvm::MCContext::getRegisterInfo(), llvm::MCOperand::isDFPImm(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), llvm::MCOperand::isReg(), and MI.
Referenced by getMemEncoding(), getMemEncodingMMGPImm7Lsl2(), getMemEncodingMMImm11(), getMemEncodingMMImm12(), getMemEncodingMMImm16(), getMemEncodingMMImm4(), getMemEncodingMMImm4Lsl1(), getMemEncodingMMImm4Lsl2(), getMemEncodingMMImm4sp(), getMemEncodingMMImm9(), getMemEncodingMMSPImm5Lsl2(), getSimm18Lsl3Encoding(), getSimm19Lsl2Encoding(), getSizeInsEncoding(), getUImm5Lsl2Encoding(), and getUImmWithOffsetEncoding().
unsigned MipsMCCodeEmitter::getMemEncoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Return binary encoding of memory related operand.
If the offset operand requires relocation, record the relocation.
Definition at line 756 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMGPImm7Lsl2 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 828 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMImm11 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 857 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMImm12 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 870 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMImm16 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 894 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMImm4 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 771 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMImm4Lsl1 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 785 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMImm4Lsl2 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 799 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMImm4sp | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 907 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMImm9 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 843 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMemEncodingMMSPImm5Lsl2 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 813 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), and MI.
unsigned MipsMCCodeEmitter::getMovePRegPairOpValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 1067 of file MipsMCCodeEmitter.cpp.
References MI.
Referenced by encodeInstruction().
unsigned MipsMCCodeEmitter::getMovePRegSingleOpValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 1101 of file MipsMCCodeEmitter.cpp.
References assert(), llvm_unreachable, and MI.
unsigned llvm::MipsMCCodeEmitter::getMSAMemEncoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
unsigned MipsMCCodeEmitter::getRegisterListOpValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 1040 of file MipsMCCodeEmitter.cpp.
References llvm::MCRegisterInfo::getEncodingValue(), llvm::MCContext::getRegisterInfo(), I, and MI.
unsigned MipsMCCodeEmitter::getRegisterListOpValue16 | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 1060 of file MipsMCCodeEmitter.cpp.
References MI.
unsigned MipsMCCodeEmitter::getSimm18Lsl3Encoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 981 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::Mips::fixup_MICROMIPS_PC18_S3, llvm::Mips::fixup_MIPS_PC18_S3, llvm::MCOperand::getExpr(), getMachineOpValue(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getSimm19Lsl2Encoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 959 of file MipsMCCodeEmitter.cpp.
References llvm::addFixup(), assert(), llvm::Mips::fixup_MICROMIPS_PC19_S2, llvm::Mips::fixup_MIPS_PC19_S2, llvm::MCOperand::getExpr(), getMachineOpValue(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getSimm23Lsl2Encoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 1124 of file MipsMCCodeEmitter.cpp.
References assert(), llvm::MCOperand::getImm(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getSImm3Lsa2Value | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 550 of file MipsMCCodeEmitter.cpp.
References llvm::MCOperand::getImm(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getSImm9AddiuspValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 576 of file MipsMCCodeEmitter.cpp.
References llvm::MCOperand::getImm(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getSizeInsEncoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 936 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), MI, and Size.
unsigned MipsMCCodeEmitter::getUImm3Mod8Encoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 1003 of file MipsMCCodeEmitter.cpp.
References assert(), llvm::MCOperand::getImm(), and MI.
unsigned MipsMCCodeEmitter::getUImm4AndValue | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 1012 of file MipsMCCodeEmitter.cpp.
References assert(), llvm::MCOperand::getImm(), llvm_unreachable, and MI.
unsigned MipsMCCodeEmitter::getUImm5Lsl2Encoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 532 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), llvm::MCOperand::isExpr(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getUImm6Lsl2Encoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Definition at line 563 of file MipsMCCodeEmitter.cpp.
References llvm::MCOperand::getImm(), llvm::MCOperand::isImm(), and MI.
unsigned MipsMCCodeEmitter::getUImmWithOffsetEncoding | ( | const MCInst & | MI, |
unsigned | OpNo, | ||
SmallVectorImpl< MCFixup > & | Fixups, | ||
const MCSubtargetInfo & | STI | ||
) | const |
Subtract Offset then encode as a N-bit unsigned integer.
Definition at line 949 of file MipsMCCodeEmitter.cpp.
References assert(), getMachineOpValue(), MI, and llvm::Offset.
|
delete |