LLVM  15.0.0git
AMDGPUGlobalISelUtils.h
Go to the documentation of this file.
1 //===- AMDGPUGlobalISelUtils -------------------------------------*- C++ -*-==//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 
9 #ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUGLOBALISELUTILS_H
10 #define LLVM_LIB_TARGET_AMDGPU_AMDGPUGLOBALISELUTILS_H
11 
12 #include "llvm/ADT/ArrayRef.h"
13 #include "llvm/CodeGen/Register.h"
14 #include <utility>
15 
16 namespace llvm {
17 
18 class MachineRegisterInfo;
19 class GCNSubtarget;
20 class LLT;
21 
22 namespace AMDGPU {
23 
24 /// Returns base register and constant offset.
25 std::pair<Register, unsigned>
26 getBaseWithConstantOffset(MachineRegisterInfo &MRI, Register Reg);
27 
28 bool isLegalVOP3PShuffleMask(ArrayRef<int> Mask);
29 bool hasAtomicFaddRtnForTy(const GCNSubtarget &Subtarget, const LLT &Ty);
30 }
31 }
32 
33 #endif
llvm
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:17
llvm::X86Disassembler::Reg
Reg
All possible values of the reg field in the ModR/M byte.
Definition: X86DisassemblerDecoder.h:462
llvm::BitmaskEnumDetail::Mask
constexpr std::underlying_type_t< E > Mask()
Get a bitmask with 1s in all places up to the high-order bit of E's largest value.
Definition: BitmaskEnum.h:80
AMDGPU
Definition: AMDGPUReplaceLDSUseWithPointer.cpp:114
llvm::AMDGPU::getBaseWithConstantOffset
std::pair< Register, unsigned > getBaseWithConstantOffset(MachineRegisterInfo &MRI, Register Reg)
Returns base register and constant offset.
Definition: AMDGPUGlobalISelUtils.cpp:19
ArrayRef.h
MRI
unsigned const MachineRegisterInfo * MRI
Definition: AArch64AdvSIMDScalarPass.cpp:105
llvm::AMDGPU::isLegalVOP3PShuffleMask
bool isLegalVOP3PShuffleMask(ArrayRef< int > Mask)
Definition: AMDGPUGlobalISelUtils.cpp:63
Register.h
llvm::AMDGPU::hasAtomicFaddRtnForTy
bool hasAtomicFaddRtnForTy(const GCNSubtarget &Subtarget, const LLT &Ty)
Definition: AMDGPUGlobalISelUtils.cpp:72