Namespaces
namespace	Barrier
namespace	CPol
namespace	DepCtr
namespace	DPP
namespace	DWARFAS
namespace	ElfNote
namespace	EncValues
namespace	Exp
namespace	GenericVersion
	Generic target versions emitted by this version of LLVM.
namespace	HSAMD
namespace	HWEncoding
namespace	Hwreg
namespace	impl
namespace	ImplicitArg
namespace	IsaInfo
namespace	MFMAScaleFormats
namespace	MTBUFFormat
namespace	PALMD
namespace	SDWA
namespace	SendMsg
namespace	Swizzle
namespace	UCVersion
namespace	UfmtGFX10
namespace	UfmtGFX11
namespace	VGPRIndexMode
namespace	VirtRegFlag
namespace	VOP3PEncoding
namespace	VOPD
namespace	WMMA

Classes
class	AMDGPUMCInstrAnalysis
struct	AMDGPUMCKernelCodeT
struct	CanBeVOPD
class	ClusterDimsAttr
struct	CustomOperand
struct	CustomOperandVal
struct	CvtScaleF32_F32F16ToF8F4_Info
struct	D16ImageDimIntrinsic
struct	DPMACCInstructionInfo
struct	EncodingField
struct	EncodingFields
struct	FP4FP8DstByteSelInfo
struct	GcnBufferFormatInfo
struct	ImageDimIntrinsicInfo
class	IntrinsicLaneMaskAnalyzer
struct	IsaVersion
	Instruction set architecture version. More...
class	LaneMaskConstants
struct	LDSUsesInfoTy
struct	MAIInstInfo
struct	MCKernelDescriptor
struct	MFMA_F8F6F4_Info
struct	MIMGBaseOpcodeInfo
struct	MIMGBiasMappingInfo
struct	MIMGDimInfo
struct	MIMGG16MappingInfo
struct	MIMGInfo
struct	MIMGLZMappingInfo
struct	MIMGMIPMappingInfo
struct	MIMGOffsetMappingInfo
struct	MTBUFInfo
struct	MUBUFInfo
struct	PredicateMapping
class	RegBankLegalizeHelper
struct	RegBankLegalizeRule
class	RegBankLegalizeRules
struct	RegBankLLTMapping
struct	RsrcIntrinsic
class	SetOfRulesForOpcode
struct	SMInfo
struct	True16D16Info
struct	VOP3CDPPAsmOnlyInfo
struct	VOPC64DPPInfo
struct	VOPCDPPAsmOnlyInfo
struct	VOPDComponentInfo
struct	VOPDInfo
struct	VOPInfo
struct	VOPTrue16Info
struct	Waitcnt
	Represents the counter values to wait for in an s_waitcnt instruction. More...
struct	WMMAInstInfo
struct	WMMAOpcodeMappingInfo

Typedefs
using	FunctionVariableMap = DenseMap<Function , DenseSet<GlobalVariable >>
using	VariableFunctionMap = DenseMap<GlobalVariable , DenseSet<Function >>
template<unsigned Bit, unsigned D = 0>
using	EncodingBit = EncodingField<Bit, Bit, D>

Enumerations
enum	GPUKind : uint32_t { GK_NONE = 0 , GK_R600 , GK_R630 , GK_RS880 , GK_RV670 , GK_RV710 , GK_RV730 , GK_RV770 , GK_CEDAR , GK_CYPRESS , GK_JUNIPER , GK_REDWOOD , GK_SUMO , GK_BARTS , GK_CAICOS , GK_CAYMAN , GK_TURKS , GK_R600_FIRST = GK_R600 , GK_R600_LAST = GK_TURKS , GK_GFX600 , GK_GFX601 , GK_GFX602 , GK_GFX700 , GK_GFX701 , GK_GFX702 , GK_GFX703 , GK_GFX704 , GK_GFX705 , GK_GFX801 , GK_GFX802 , GK_GFX803 , GK_GFX805 , GK_GFX810 , GK_GFX900 , GK_GFX902 , GK_GFX904 , GK_GFX906 , GK_GFX908 , GK_GFX909 , GK_GFX90A , GK_GFX90C , GK_GFX942 , GK_GFX950 , GK_GFX1010 , GK_GFX1011 , GK_GFX1012 , GK_GFX1013 , GK_GFX1030 , GK_GFX1031 , GK_GFX1032 , GK_GFX1033 , GK_GFX1034 , GK_GFX1035 , GK_GFX1036 , GK_GFX1100 , GK_GFX1101 , GK_GFX1102 , GK_GFX1103 , GK_GFX1150 , GK_GFX1151 , GK_GFX1152 , GK_GFX1153 , GK_GFX1200 , GK_GFX1201 , GK_GFX1250 , GK_GFX1251 , GK_AMDGCN_FIRST = GK_GFX600 , GK_AMDGCN_LAST = GK_GFX1251 , GK_GFX9_GENERIC , GK_GFX10_1_GENERIC , GK_GFX10_3_GENERIC , GK_GFX11_GENERIC , GK_GFX12_GENERIC , GK_GFX9_4_GENERIC , GK_AMDGCN_GENERIC_FIRST = GK_GFX9_GENERIC , GK_AMDGCN_GENERIC_LAST = GK_GFX9_4_GENERIC }
	GPU kinds supported by the AMDGPU target. More...
enum	ArchFeatureKind : uint32_t { FEATURE_NONE = 0 , FEATURE_FMA = 1 << 1 , FEATURE_LDEXP = 1 << 2 , FEATURE_FP64 = 1 << 3 , FEATURE_FAST_FMA_F32 = 1 << 4 , FEATURE_FAST_DENORMAL_F32 = 1 << 5 , FEATURE_WAVE32 = 1 << 6 , FEATURE_XNACK = 1 << 7 , FEATURE_SRAMECC = 1 << 8 , FEATURE_WGP = 1 << 9 , FEATURE_XNACK_ALWAYS = 1 << 10 }
enum	FeatureError : uint32_t { NO_ERROR = 0 , INVALID_FEATURE_COMBINATION , UNSUPPORTED_TARGET_FEATURE }
enum	TargetIndex { TI_CONSTDATA_START , TI_SCRATCH_RSRC_DWORD0 , TI_SCRATCH_RSRC_DWORD1 , TI_SCRATCH_RSRC_DWORD2 , TI_SCRATCH_RSRC_DWORD3 }
enum class	SchedulingPhase { Initial , PreRAReentry , PostRA }
enum	UniformityLLTOpPredicateID { _ , S1 , S16 , S32 , S64 , S128 , UniS1 , UniS16 , UniS32 , UniS64 , UniS128 , DivS1 , DivS16 , DivS32 , DivS64 , DivS128 , P0 , P1 , P3 , P4 , P5 , P8 , Ptr32 , Ptr64 , Ptr128 , UniP0 , UniP1 , UniP3 , UniP4 , UniP5 , UniP8 , UniPtr32 , UniPtr64 , UniPtr128 , DivP0 , DivP1 , DivP3 , DivP4 , DivP5 , DivPtr32 , DivPtr64 , DivPtr128 , V2S16 , V2S32 , V3S32 , V4S32 , UniV2S16 , UniV2S32 , DivV2S16 , DivV2S32 , B32 , B64 , B96 , B128 , B256 , B512 , UniB32 , UniB64 , UniB96 , UniB128 , UniB256 , UniB512 , DivB32 , DivB64 , DivB96 , DivB128 , DivB256 , DivB512 }
enum	RegBankLLTMappingApplyID { InvalidMapping , None , IntrId , Imm , Vcc , Sgpr16 , Sgpr32 , Sgpr64 , Sgpr128 , SgprP0 , SgprP1 , SgprP3 , SgprP4 , SgprP5 , SgprP8 , SgprPtr32 , SgprPtr64 , SgprPtr128 , SgprV2S16 , SgprV4S32 , SgprV2S32 , SgprB32 , SgprB64 , SgprB96 , SgprB128 , SgprB256 , SgprB512 , Vgpr16 , Vgpr32 , Vgpr64 , Vgpr128 , VgprP0 , VgprP1 , VgprP3 , VgprP4 , VgprP5 , VgprPtr32 , VgprPtr64 , VgprPtr128 , VgprV2S16 , VgprV2S32 , VgprB32 , VgprB64 , VgprB96 , VgprB128 , VgprB256 , VgprB512 , VgprV4S32 , UniInVcc , UniInVgprS16 , UniInVgprS32 , UniInVgprS64 , UniInVgprV2S16 , UniInVgprV2S32 , UniInVgprV4S32 , UniInVgprB32 , UniInVgprB64 , UniInVgprB96 , UniInVgprB128 , UniInVgprB256 , UniInVgprB512 , Sgpr32Trunc , Sgpr32_WF , SgprV4S32_WF , Sgpr32AExt , Sgpr32AExtBoolInReg , Sgpr32SExt , Sgpr32ZExt , Vgpr32SExt , Vgpr32ZExt }
enum	LoweringMethodID { DoNotLower , VccExtToSel , UniExtToSel , UnpackBitShift , UnpackMinMax , S_BFE , V_BFE , VgprToVccCopy , SplitTo32 , ScalarizeToS16 , SplitTo32Select , SplitTo32SExtInReg , Ext32To64 , UniCstExt , SplitLoad , WidenLoad , WidenMMOToS32 , UnpackAExt }
enum	FastRulesTypes { NoFastRules , Standard , StandardB , Vector }
enum	Fixups { fixup_si_sopp_br = FirstTargetFixupKind , LastTargetFixupKind , NumTargetFixupKinds = LastTargetFixupKind - FirstTargetFixupKind }
enum	OperandType : unsigned { OPERAND_REG_IMM_INT32 = MCOI::OPERAND_FIRST_TARGET , OPERAND_REG_IMM_INT64 , OPERAND_REG_IMM_INT16 , OPERAND_REG_IMM_FP32 , OPERAND_REG_IMM_FP64 , OPERAND_REG_IMM_BF16 , OPERAND_REG_IMM_FP16 , OPERAND_REG_IMM_V2BF16 , OPERAND_REG_IMM_V2FP16 , OPERAND_REG_IMM_V2INT16 , OPERAND_REG_IMM_NOINLINE_V2FP16 , OPERAND_REG_IMM_V2INT32 , OPERAND_REG_IMM_V2FP32 , OPERAND_REG_INLINE_C_INT16 , OPERAND_REG_INLINE_C_INT32 , OPERAND_REG_INLINE_C_INT64 , OPERAND_REG_INLINE_C_BF16 , OPERAND_REG_INLINE_C_FP16 , OPERAND_REG_INLINE_C_FP32 , OPERAND_REG_INLINE_C_FP64 , OPERAND_REG_INLINE_C_V2INT16 , OPERAND_REG_INLINE_C_V2BF16 , OPERAND_REG_INLINE_C_V2FP16 , OPERAND_INLINE_SPLIT_BARRIER_INT32 , OPERAND_KIMM32 , OPERAND_KIMM16 , OPERAND_KIMM64 , OPERAND_REG_INLINE_AC_INT32 , OPERAND_REG_INLINE_AC_FP32 , OPERAND_REG_INLINE_AC_FP64 , OPERAND_INLINE_C_AV64_PSEUDO , OPERAND_INPUT_MODS , OPERAND_SDWA_VOPC_DST , OPERAND_REG_IMM_FIRST = OPERAND_REG_IMM_INT32 , OPERAND_REG_IMM_LAST = OPERAND_REG_IMM_V2FP32 , OPERAND_REG_INLINE_C_FIRST = OPERAND_REG_INLINE_C_INT16 , OPERAND_REG_INLINE_C_LAST = OPERAND_REG_INLINE_AC_FP64 , OPERAND_REG_INLINE_AC_FIRST = OPERAND_REG_INLINE_AC_INT32 , OPERAND_REG_INLINE_AC_LAST = OPERAND_INLINE_C_AV64_PSEUDO , OPERAND_SRC_FIRST = OPERAND_REG_IMM_INT32 , OPERAND_SRC_LAST = OPERAND_REG_INLINE_C_LAST , OPERAND_KIMM_FIRST = OPERAND_KIMM32 , OPERAND_KIMM_LAST = OPERAND_KIMM64 }
enum	AsmComments { SGPR_SPILL = MachineInstr::TAsmComments }
enum	AMDGPUFltRounds : int8_t { TowardZero = static_cast<int8_t>(RoundingMode::TowardZero) , NearestTiesToEven = static_cast<int8_t>(RoundingMode::NearestTiesToEven) , TowardPositive = static_cast<int8_t>(RoundingMode::TowardPositive) , TowardNegative = static_cast<int8_t>(RoundingMode::TowardNegative) , NearestTiesToAwayUnsupported , Dynamic = static_cast<int8_t>(RoundingMode::Dynamic) , NearestTiesToEvenF32_NearestTiesToEvenF64 = NearestTiesToEven , NearestTiesToEvenF32_TowardPositiveF64 = 8 , NearestTiesToEvenF32_TowardNegativeF64 = 9 , NearestTiesToEvenF32_TowardZeroF64 = 10 , TowardPositiveF32_NearestTiesToEvenF64 = 11 , TowardPositiveF32_TowardPositiveF64 = TowardPositive , TowardPositiveF32_TowardNegativeF64 = 12 , TowardPositiveF32_TowardZeroF64 = 13 , TowardNegativeF32_NearestTiesToEvenF64 = 14 , TowardNegativeF32_TowardPositiveF64 = 15 , TowardNegativeF32_TowardNegativeF64 = TowardNegative , TowardNegativeF32_TowardZeroF64 = 16 , TowardZeroF32_NearestTiesToEvenF64 = 17 , TowardZeroF32_TowardPositiveF64 = 18 , TowardZeroF32_TowardNegativeF64 = 19 , TowardZeroF32_TowardZeroF64 = TowardZero , Invalid = static_cast<int8_t>(RoundingMode::Invalid) }
	Return values used for llvm.get.rounding. More...
enum	{ AMDHSA_COV4 = 4 , AMDHSA_COV5 = 5 , AMDHSA_COV6 = 6 }
enum class	FPType { None , FP4 , FP8 }

Functions
bool	isFlatGlobalAddrSpace (unsigned AS)
bool	isExtendedGlobalAddrSpace (unsigned AS)
bool	isConstantAddressSpace (unsigned AS)
constexpr int	mapToDWARFAddrSpace (unsigned LLVMAddrSpace)
	If `LLVMAddressSpace` has a corresponding DWARF encoding, return it; otherwise return the sentinel value -1 to indicate no such mapping exists.
LLVM_ABI StringRef	getArchFamilyNameAMDGCN (GPUKind AK)
LLVM_ABI StringRef	getArchNameAMDGCN (GPUKind AK)
LLVM_ABI StringRef	getArchNameR600 (GPUKind AK)
LLVM_ABI StringRef	getCanonicalArchName (const Triple &T, StringRef Arch)
LLVM_ABI GPUKind	parseArchAMDGCN (StringRef CPU)
LLVM_ABI GPUKind	parseArchR600 (StringRef CPU)
LLVM_ABI unsigned	getArchAttrAMDGCN (GPUKind AK)
LLVM_ABI unsigned	getArchAttrR600 (GPUKind AK)
LLVM_ABI void	fillValidArchListAMDGCN (SmallVectorImpl< StringRef > &Values)
LLVM_ABI void	fillValidArchListR600 (SmallVectorImpl< StringRef > &Values)
LLVM_ABI IsaVersion	getIsaVersion (StringRef GPU)
LLVM_ABI std::pair< FeatureError, StringRef >	fillAMDGPUFeatureMap (StringRef GPU, const Triple &T, StringMap< bool > &Features)
	Fills Features map with default values for given target GPU.
static bool	addrspacesMayAlias (unsigned AS1, unsigned AS2)
static uint64_t	getRedzoneSizeForScale (int AsanScale)
static uint64_t	getMinRedzoneSizeForGlobal (int AsanScale)
uint64_t	getRedzoneSizeForGlobal (int Scale, uint64_t SizeInBytes)
	Given SizeInBytes of the Value to be instrunmented, Returns the redzone size corresponding to it.
static size_t	TypeStoreSizeToSizeIndex (uint32_t TypeSize)
static Instruction *	genAMDGPUReportBlock (Module &M, IRBuilder<> &IRB, Value *Cond, bool Recover)
static Value *	createSlowPathCmp (Module &M, IRBuilder<> &IRB, Type IntptrTy, Value AddrLong, Value *ShadowValue, uint32_t TypeStoreSize, int AsanScale)
static Instruction *	generateCrashCode (Module &M, IRBuilder<> &IRB, Type IntptrTy, Instruction InsertBefore, Value Addr, bool IsWrite, size_t AccessSizeIndex, Value SizeArgument, bool Recover)
static Value *	memToShadow (Module &M, IRBuilder<> &IRB, Type IntptrTy, Value Shadow, int AsanScale, uint32_t AsanOffset)
static void	instrumentAddressImpl (Module &M, IRBuilder<> &IRB, Instruction OrigIns, Instruction InsertBefore, Value Addr, Align Alignment, uint32_t TypeStoreSize, bool IsWrite, Value SizeArgument, bool UseCalls, bool Recover, int AsanScale, int AsanOffset)
void	instrumentAddress (Module &M, IRBuilder<> &IRB, Instruction OrigIns, Instruction InsertBefore, Value Addr, Align Alignment, TypeSize TypeStoreSize, bool IsWrite, Value SizeArgument, bool UseCalls, bool Recover, int Scale, int Offset)
	Instrument the memory operand Addr.
void	getInterestingMemoryOperands (Module &M, Instruction *I, SmallVectorImpl< InterestingMemoryOperand > &Interesting)
	Get all the memory operands from the instruction that needs to be instrumented.
std::pair< Register, unsigned >	getBaseWithConstantOffset (MachineRegisterInfo &MRI, Register Reg, GISelValueTracking *ValueTracking=nullptr, bool CheckNUW=false)
	Returns base register and constant offset.
void	buildReadAnyLane (MachineIRBuilder &B, Register SgprDst, Register VgprSrc, const RegisterBankInfo &RBI)
void	buildReadFirstLane (MachineIRBuilder &B, Register SgprDst, Register VgprSrc, const RegisterBankInfo &RBI)
bool	isUniformMMO (const MachineMemOperand *MMO)
Intrinsic::ID	getIntrinsicID (const MachineInstr &I)
	Return the intrinsic ID for opcodes with the G_AMDGPU_INTRIN_ prefix.
const RsrcIntrinsic *	lookupRsrcIntrinsic (unsigned Intr)
const D16ImageDimIntrinsic *	lookupD16ImageDimIntrinsic (unsigned Intr)
const ImageDimIntrinsicInfo *	getImageDimIntrinsicInfo (unsigned Intr)
const ImageDimIntrinsicInfo *	getImageDimIntrinsicByBaseOpcode (unsigned BaseOpcode, unsigned Dim)
Align	getAlign (const DataLayout &DL, const GlobalVariable *GV)
static TargetExtType *	getTargetExtType (const GlobalVariable &GV)
TargetExtType *	isNamedBarrier (const GlobalVariable &GV)
bool	isDynamicLDS (const GlobalVariable &GV)
bool	isLDSVariableToLower (const GlobalVariable &GV)
bool	eliminateConstantExprUsesOfLDSFromAllInstructions (Module &M)
void	getUsesOfLDSByFunction (const CallGraph &CG, Module &M, FunctionVariableMap &kernels, FunctionVariableMap &Functions)
bool	isKernelLDS (const Function *F)
LDSUsesInfoTy	getTransitiveUsesOfLDS (const CallGraph &CG, Module &M)
void	removeFnAttrFromReachable (CallGraph &CG, Function *KernelRoot, ArrayRef< StringRef > FnAttrs)
	Strip FnAttr attribute from any functions where we may have introduced its use.
bool	isReallyAClobber (const Value Ptr, MemoryDef Def, AAResults *AA)
	Given a `Def` clobbering a load from `Ptr` according to the MSSA check if this is actually a memory update or an artificial clobber to facilitate ordering constraints.
bool	isClobberedInFunction (const LoadInst Load, MemorySSA MSSA, AAResults *AA)
	Check is a `Load` is clobbered in its function.
bool	isAnyPtr (LLT Ty, unsigned Width)
void	printAMDGPUMCExpr (const MCExpr Expr, raw_ostream &OS, const MCAsmInfo MAI)
const MCExpr *	foldAMDGPUMCExpr (const MCExpr *Expr, MCContext &Ctx)
static AMDGPUMCExpr::Specifier	getSpecifier (const MCSymbolRefExpr *SRE)
LLVM_READONLY bool	isLitExpr (const MCExpr *Expr)
LLVM_READONLY int64_t	getLitValue (const MCExpr *Expr)
LLVM_READONLY int	getVOPe64 (uint16_t Opcode)
LLVM_READONLY int	getVOPe32 (uint16_t Opcode)
LLVM_READONLY int	getSDWAOp (uint16_t Opcode)
LLVM_READONLY int	getDPPOp32 (uint16_t Opcode)
LLVM_READONLY int	getDPPOp64 (uint16_t Opcode)
LLVM_READONLY int	getBasicFromSDWAOp (uint16_t Opcode)
LLVM_READONLY int	getCommuteRev (uint16_t Opcode)
LLVM_READONLY int	getCommuteOrig (uint16_t Opcode)
LLVM_READONLY int	getAddr64Inst (uint16_t Opcode)
LLVM_READONLY int	getIfAddr64Inst (uint16_t Opcode)
	Check if `Opcode` is an Addr64 opcode.
LLVM_READONLY int	getSOPKOp (uint16_t Opcode)
LLVM_READONLY int	getGlobalSaddrOp (uint16_t Opcode)
LLVM_READONLY int	getGlobalVaddrOp (uint16_t Opcode)
LLVM_READONLY int	getVCMPXNoSDstOp (uint16_t Opcode)
LLVM_READONLY int	getFlatScratchInstSTfromSS (uint16_t Opcode)
LLVM_READONLY int	getFlatScratchInstSVfromSVS (uint16_t Opcode)
LLVM_READONLY int	getFlatScratchInstSSfromSV (uint16_t Opcode)
LLVM_READONLY int	getFlatScratchInstSVfromSS (uint16_t Opcode)
LLVM_READONLY int	getMFMAEarlyClobberOp (uint16_t Opcode)
LLVM_READONLY int	getMFMASrcCVDstAGPROp (uint16_t Opcode)
LLVM_READONLY int	getVCMPXOpFromVCMP (uint16_t Opcode)
uint32_t	decodeFltRoundToHWConversionTable (uint32_t FltRounds)
	Read the hardware rounding mode equivalent of a AMDGPUFltRounds value.
unsigned	getRegBitWidth (const TargetRegisterClass &RC)
	Get the size in bits of a register from the register class `RC`.
template<size_t N>
static StringRef	getNameFromOperandTable (const CustomOperand(&Table)[N], unsigned Encoding, const MCSubtargetInfo &STI)
	Map from the encoding of a sendmsg/hwreg asm operand to it's name.
template<size_t N>
static int64_t	getEncodingFromOperandTable (const CustomOperand(&Table)[N], StringRef Name, const MCSubtargetInfo &STI)
	Map from a symbolic name for a sendmsg/hwreg asm operand to it's encoding.
bool	hasSMRDSignedImmOffset (const MCSubtargetInfo &ST)
bool	isHsaAbi (const MCSubtargetInfo &STI)
unsigned	getAMDHSACodeObjectVersion (const Module &M)
unsigned	getDefaultAMDHSACodeObjectVersion ()
unsigned	getAMDHSACodeObjectVersion (unsigned ABIVersion)
uint8_t	getELFABIVersion (const Triple &T, unsigned CodeObjectVersion)
unsigned	getMultigridSyncArgImplicitArgPosition (unsigned CodeObjectVersion)
unsigned	getHostcallImplicitArgPosition (unsigned CodeObjectVersion)
unsigned	getDefaultQueueImplicitArgPosition (unsigned CodeObjectVersion)
unsigned	getCompletionActionImplicitArgPosition (unsigned CodeObjectVersion)
int	getMIMGOpcode (unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)
const MIMGBaseOpcodeInfo *	getMIMGBaseOpcode (unsigned Opc)
int	getMaskedMIMGOp (unsigned Opc, unsigned NewChannels)
unsigned	getAddrSizeMIMGOp (const MIMGBaseOpcodeInfo BaseOpcode, const MIMGDimInfo Dim, bool IsA16, bool IsG16Supported)
int	getMTBUFBaseOpcode (unsigned Opc)
int	getMTBUFOpcode (unsigned BaseOpc, unsigned Elements)
int	getMTBUFElements (unsigned Opc)
bool	getMTBUFHasVAddr (unsigned Opc)
bool	getMTBUFHasSrsrc (unsigned Opc)
bool	getMTBUFHasSoffset (unsigned Opc)
int	getMUBUFBaseOpcode (unsigned Opc)
int	getMUBUFOpcode (unsigned BaseOpc, unsigned Elements)
int	getMUBUFElements (unsigned Opc)
bool	getMUBUFHasVAddr (unsigned Opc)
bool	getMUBUFHasSrsrc (unsigned Opc)
bool	getMUBUFHasSoffset (unsigned Opc)
bool	getMUBUFIsBufferInv (unsigned Opc)
bool	getMUBUFTfe (unsigned Opc)
bool	getSMEMIsBuffer (unsigned Opc)
bool	getVOP1IsSingle (unsigned Opc)
bool	getVOP2IsSingle (unsigned Opc)
bool	getVOP3IsSingle (unsigned Opc)
bool	isVOPC64DPP (unsigned Opc)
bool	isVOPCAsmOnly (unsigned Opc)
bool	getMAIIsDGEMM (unsigned Opc)
	Returns true if MAI operation is a double precision GEMM.
bool	getMAIIsGFX940XDL (unsigned Opc)
bool	getWMMAIsXDL (unsigned Opc)
uint8_t	mfmaScaleF8F6F4FormatToNumRegs (unsigned EncodingVal)
const MFMA_F8F6F4_Info *	getMFMA_F8F6F4_WithFormatArgs (unsigned CBSZ, unsigned BLGP, unsigned F8F8Opcode)
uint8_t	wmmaScaleF8F6F4FormatToNumRegs (unsigned Fmt)
const MFMA_F8F6F4_Info *	getWMMA_F8F6F4_WithFormatArgs (unsigned FmtA, unsigned FmtB, unsigned F8F8Opcode)
unsigned	getVOPDEncodingFamily (const MCSubtargetInfo &ST)
CanBeVOPD	getCanBeVOPD (unsigned Opc, unsigned EncodingFamily, bool VOPD3)
unsigned	getVOPDOpcode (unsigned Opc, bool VOPD3)
bool	isVOPD (unsigned Opc)
bool	isMAC (unsigned Opc)
bool	isPermlane16 (unsigned Opc)
bool	isCvt_F32_Fp8_Bf8_e64 (unsigned Opc)
bool	isGenericAtomic (unsigned Opc)
bool	isAsyncStore (unsigned Opc)
bool	isTensorStore (unsigned Opc)
unsigned	getTemporalHintType (const MCInstrDesc TID)
bool	isTrue16Inst (unsigned Opc)
FPType	getFPDstSelType (unsigned Opc)
unsigned	mapWMMA2AddrTo3AddrOpcode (unsigned Opc)
unsigned	mapWMMA3AddrTo2AddrOpcode (unsigned Opc)
int	getMCOpcode (uint16_t Opcode, unsigned Gen)
unsigned	getBitOp2 (unsigned Opc)
int	getVOPDFull (unsigned OpX, unsigned OpY, unsigned EncodingFamily, bool VOPD3)
std::pair< unsigned, unsigned >	getVOPDComponents (unsigned VOPDOpcode)
VOPD::InstInfo	getVOPDInstInfo (const MCInstrDesc &OpX, const MCInstrDesc &OpY)
VOPD::InstInfo	getVOPDInstInfo (unsigned VOPDOpcode, const MCInstrInfo *InstrInfo)
void	initDefaultAMDKernelCodeT (AMDGPUMCKernelCodeT &KernelCode, const MCSubtargetInfo *STI)
bool	isGroupSegment (const GlobalValue *GV)
bool	isGlobalSegment (const GlobalValue *GV)
bool	isReadOnlySegment (const GlobalValue *GV)
bool	shouldEmitConstantsToTextSection (const Triple &TT)
static bool	isValidRegPrefix (char C)
std::tuple< char, unsigned, unsigned >	parseAsmPhysRegName (StringRef TupleString)
	Returns a valid charcode or 0 in the first entry if this is a valid physical register name.
std::tuple< char, unsigned, unsigned >	parseAsmConstraintPhysReg (StringRef Constraint)
	Returns a valid charcode or 0 in the first entry if this is a valid physical register constraint.
std::pair< unsigned, unsigned >	getIntegerPairAttribute (const Function &F, StringRef Name, std::pair< unsigned, unsigned > Default, bool OnlyFirstRequired)
std::optional< std::pair< unsigned, std::optional< unsigned > > >	getIntegerPairAttribute (const Function &F, StringRef Name, bool OnlyFirstRequired)
SmallVector< unsigned >	getIntegerVecAttribute (const Function &F, StringRef Name, unsigned Size, unsigned DefaultVal)
std::optional< SmallVector< unsigned > >	getIntegerVecAttribute (const Function &F, StringRef Name, unsigned Size)
	Similar to the function above, but returns std::nullopt if any error occurs.
bool	hasValueInRangeLikeMetadata (const MDNode &MD, int64_t Val)
	Checks if `Val` is inside `MD`, a !range-like metadata.
unsigned	getVmcntBitMask (const IsaVersion &Version)
unsigned	getLoadcntBitMask (const IsaVersion &Version)
unsigned	getSamplecntBitMask (const IsaVersion &Version)
unsigned	getBvhcntBitMask (const IsaVersion &Version)
unsigned	getExpcntBitMask (const IsaVersion &Version)
unsigned	getLgkmcntBitMask (const IsaVersion &Version)
unsigned	getDscntBitMask (const IsaVersion &Version)
unsigned	getKmcntBitMask (const IsaVersion &Version)
unsigned	getXcntBitMask (const IsaVersion &Version)
unsigned	getStorecntBitMask (const IsaVersion &Version)
unsigned	getWaitcntBitMask (const IsaVersion &Version)
unsigned	decodeVmcnt (const IsaVersion &Version, unsigned Waitcnt)
unsigned	decodeExpcnt (const IsaVersion &Version, unsigned Waitcnt)
unsigned	decodeLgkmcnt (const IsaVersion &Version, unsigned Waitcnt)
void	decodeWaitcnt (const IsaVersion &Version, unsigned Waitcnt, unsigned &Vmcnt, unsigned &Expcnt, unsigned &Lgkmcnt)
	Decodes Vmcnt, Expcnt and Lgkmcnt from given `Waitcnt` for given isa `Version`, and writes decoded values into `Vmcnt`, `Expcnt` and `Lgkmcnt` respectively.
Waitcnt	decodeWaitcnt (const IsaVersion &Version, unsigned Encoded)
unsigned	encodeVmcnt (const IsaVersion &Version, unsigned Waitcnt, unsigned Vmcnt)
unsigned	encodeExpcnt (const IsaVersion &Version, unsigned Waitcnt, unsigned Expcnt)
unsigned	encodeLgkmcnt (const IsaVersion &Version, unsigned Waitcnt, unsigned Lgkmcnt)
unsigned	encodeWaitcnt (const IsaVersion &Version, unsigned Vmcnt, unsigned Expcnt, unsigned Lgkmcnt)
	Encodes `Vmcnt`, `Expcnt` and `Lgkmcnt` into Waitcnt for given isa `Version`.
unsigned	encodeWaitcnt (const IsaVersion &Version, const Waitcnt &Decoded)
static unsigned	getCombinedCountBitMask (const IsaVersion &Version, bool IsStore)
Waitcnt	decodeLoadcntDscnt (const IsaVersion &Version, unsigned LoadcntDscnt)
Waitcnt	decodeStorecntDscnt (const IsaVersion &Version, unsigned StorecntDscnt)
static unsigned	encodeLoadcnt (const IsaVersion &Version, unsigned Waitcnt, unsigned Loadcnt)
static unsigned	encodeStorecnt (const IsaVersion &Version, unsigned Waitcnt, unsigned Storecnt)
static unsigned	encodeDscnt (const IsaVersion &Version, unsigned Waitcnt, unsigned Dscnt)
static unsigned	encodeLoadcntDscnt (const IsaVersion &Version, unsigned Loadcnt, unsigned Dscnt)
unsigned	encodeLoadcntDscnt (const IsaVersion &Version, const Waitcnt &Decoded)
static unsigned	encodeStorecntDscnt (const IsaVersion &Version, unsigned Storecnt, unsigned Dscnt)
unsigned	encodeStorecntDscnt (const IsaVersion &Version, const Waitcnt &Decoded)
static unsigned	getDefaultCustomOperandEncoding (const CustomOperandVal *Opr, int Size, const MCSubtargetInfo &STI)
static bool	isSymbolicCustomOperandEncoding (const CustomOperandVal *Opr, int Size, unsigned Code, bool &HasNonDefaultVal, const MCSubtargetInfo &STI)
static bool	decodeCustomOperand (const CustomOperandVal *Opr, int Size, unsigned Code, int &Idx, StringRef &Name, unsigned &Val, bool &IsDefault, const MCSubtargetInfo &STI)
static int	encodeCustomOperandVal (const CustomOperandVal &Op, int64_t InputVal)
static int	encodeCustomOperand (const CustomOperandVal *Opr, int Size, const StringRef Name, int64_t InputVal, unsigned &UsedOprMask, const MCSubtargetInfo &STI)
unsigned	getInitialPSInputAddr (const Function &F)
bool	getHasColorExport (const Function &F)
bool	getHasDepthExport (const Function &F)
unsigned	getDynamicVGPRBlockSize (const Function &F)
bool	hasXNACK (const MCSubtargetInfo &STI)
bool	hasSRAMECC (const MCSubtargetInfo &STI)
bool	hasMIMG_R128 (const MCSubtargetInfo &STI)
bool	hasA16 (const MCSubtargetInfo &STI)
bool	hasG16 (const MCSubtargetInfo &STI)
bool	hasPackedD16 (const MCSubtargetInfo &STI)
bool	hasGDS (const MCSubtargetInfo &STI)
unsigned	getNSAMaxSize (const MCSubtargetInfo &STI, bool HasSampler)
unsigned	getMaxNumUserSGPRs (const MCSubtargetInfo &STI)
bool	isSI (const MCSubtargetInfo &STI)
bool	isCI (const MCSubtargetInfo &STI)
bool	isVI (const MCSubtargetInfo &STI)
bool	isGFX9 (const MCSubtargetInfo &STI)
bool	isGFX9_GFX10 (const MCSubtargetInfo &STI)
bool	isGFX9_GFX10_GFX11 (const MCSubtargetInfo &STI)
bool	isGFX8_GFX9_GFX10 (const MCSubtargetInfo &STI)
bool	isGFX8Plus (const MCSubtargetInfo &STI)
bool	isGFX9Plus (const MCSubtargetInfo &STI)
bool	isNotGFX9Plus (const MCSubtargetInfo &STI)
bool	isGFX10 (const MCSubtargetInfo &STI)
bool	isGFX10_GFX11 (const MCSubtargetInfo &STI)
bool	isGFX10Plus (const MCSubtargetInfo &STI)
bool	isGFX11 (const MCSubtargetInfo &STI)
bool	isGFX11Plus (const MCSubtargetInfo &STI)
bool	isGFX12 (const MCSubtargetInfo &STI)
bool	isGFX12Plus (const MCSubtargetInfo &STI)
bool	isNotGFX12Plus (const MCSubtargetInfo &STI)
bool	isGFX1250 (const MCSubtargetInfo &STI)
bool	supportsWGP (const MCSubtargetInfo &STI)
bool	isNotGFX11Plus (const MCSubtargetInfo &STI)
bool	isNotGFX10Plus (const MCSubtargetInfo &STI)
bool	isGFX10Before1030 (const MCSubtargetInfo &STI)
bool	isGCN3Encoding (const MCSubtargetInfo &STI)
bool	isGFX10_AEncoding (const MCSubtargetInfo &STI)
bool	isGFX10_BEncoding (const MCSubtargetInfo &STI)
bool	hasGFX10_3Insts (const MCSubtargetInfo &STI)
bool	isGFX10_3_GFX11 (const MCSubtargetInfo &STI)
bool	isGFX90A (const MCSubtargetInfo &STI)
bool	isGFX940 (const MCSubtargetInfo &STI)
bool	hasArchitectedFlatScratch (const MCSubtargetInfo &STI)
bool	hasMAIInsts (const MCSubtargetInfo &STI)
bool	hasVOPD (const MCSubtargetInfo &STI)
bool	hasDPPSrc1SGPR (const MCSubtargetInfo &STI)
unsigned	hasKernargPreload (const MCSubtargetInfo &STI)
int32_t	getTotalNumVGPRs (bool has90AInsts, int32_t ArgNumAGPR, int32_t ArgNumVGPR)
bool	isSGPR (MCRegister Reg, const MCRegisterInfo *TRI)
	Is Reg - scalar register.
bool	isHi16Reg (MCRegister Reg, const MCRegisterInfo &MRI)
MCRegister	getMCReg (MCRegister Reg, const MCSubtargetInfo &STI)
	If `Reg` is a pseudo reg, return the correct hardware register given `STI` otherwise return `Reg`.
MCRegister	mc2PseudoReg (MCRegister Reg)
	Convert hardware register `Reg` to a pseudo register.
bool	isInlineValue (MCRegister Reg)
bool	isKImmOperand (const MCInstrDesc &Desc, unsigned OpNo)
	Is this a KImm operand?
bool	isSISrcFPOperand (const MCInstrDesc &Desc, unsigned OpNo)
	Is this floating-point operand?
bool	isSISrcInlinableOperand (const MCInstrDesc &Desc, unsigned OpNo)
	Does this operand support only inlinable literals?
unsigned	getRegBitWidth (unsigned RCID)
	Get the size in bits of a register from the register class `RC`.
unsigned	getRegBitWidth (const MCRegisterClass &RC)
	Get the size in bits of a register from the register class `RC`.
bool	isInlinableLiteral64 (int64_t Literal, bool HasInv2Pi)
	Is this literal inlinable.
bool	isInlinableLiteral32 (int32_t Literal, bool HasInv2Pi)
bool	isInlinableLiteralBF16 (int16_t Literal, bool HasInv2Pi)
bool	isInlinableLiteralI16 (int32_t Literal, bool HasInv2Pi)
bool	isInlinableLiteralFP16 (int16_t Literal, bool HasInv2Pi)
std::optional< unsigned >	getInlineEncodingV216 (bool IsFloat, uint32_t Literal)
std::optional< unsigned >	getInlineEncodingV2I16 (uint32_t Literal)
std::optional< unsigned >	getInlineEncodingV2BF16 (uint32_t Literal)
std::optional< unsigned >	getInlineEncodingV2F16 (uint32_t Literal)
bool	isInlinableLiteralV216 (uint32_t Literal, uint8_t OpType)
bool	isInlinableLiteralV2I16 (uint32_t Literal)
bool	isInlinableLiteralV2BF16 (uint32_t Literal)
bool	isInlinableLiteralV2F16 (uint32_t Literal)
bool	isValid32BitLiteral (uint64_t Val, bool IsFP64)
int64_t	encode32BitLiteral (int64_t Imm, OperandType Type, bool IsLit)
bool	isArgPassedInSGPR (const Argument *A)
bool	isArgPassedInSGPR (const CallBase *CB, unsigned ArgNo)
static bool	hasSMEMByteOffset (const MCSubtargetInfo &ST)
bool	isLegalSMRDEncodedUnsignedOffset (const MCSubtargetInfo &ST, int64_t EncodedOffset)
bool	isLegalSMRDEncodedSignedOffset (const MCSubtargetInfo &ST, int64_t EncodedOffset, bool IsBuffer)
static bool	isDwordAligned (uint64_t ByteOffset)
uint64_t	convertSMRDOffsetUnits (const MCSubtargetInfo &ST, uint64_t ByteOffset)
	Convert `ByteOffset` to dwords if the subtarget uses dword SMRD immediate offsets.
std::optional< int64_t >	getSMRDEncodedOffset (const MCSubtargetInfo &ST, int64_t ByteOffset, bool IsBuffer, bool HasSOffset)
std::optional< int64_t >	getSMRDEncodedLiteralOffset32 (const MCSubtargetInfo &ST, int64_t ByteOffset)
unsigned	getNumFlatOffsetBits (const MCSubtargetInfo &ST)
	For pre-GFX12 FLAT instructions the offset must be positive; MSB is ignored and forced to zero.
bool	isIntrinsicSourceOfDivergence (unsigned IntrID)
bool	isIntrinsicAlwaysUniform (unsigned IntrID)
const GcnBufferFormatInfo *	getGcnBufferFormatInfo (uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, const MCSubtargetInfo &STI)
const GcnBufferFormatInfo *	getGcnBufferFormatInfo (uint8_t Format, const MCSubtargetInfo &STI)
const MCRegisterClass *	getVGPRPhysRegClass (MCRegister Reg, const MCRegisterInfo &MRI)
unsigned	getVGPREncodingMSBs (MCRegister Reg, const MCRegisterInfo &MRI)
MCRegister	getVGPRWithMSBs (MCRegister Reg, unsigned MSBs, const MCRegisterInfo &MRI)
	If `Reg` is a low VGPR return a corresponding high VGPR with `MSBs` set.
std::pair< const AMDGPU::OpName , const AMDGPU::OpName >	getVGPRLoweringOperandTables (const MCInstrDesc &Desc)
bool	supportsScaleOffset (const MCInstrInfo &MII, unsigned Opcode)
bool	hasAny64BitVGPROperands (const MCInstrDesc &OpDesc, const MCInstrInfo &MII, const MCSubtargetInfo &ST)
bool	isDPALU_DPP32BitOpc (unsigned Opc)
bool	isDPALU_DPP (const MCInstrDesc &OpDesc, const MCInstrInfo &MII, const MCSubtargetInfo &ST)
unsigned	getLdsDwGranularity (const MCSubtargetInfo &ST)
bool	isPackedFP32Inst (unsigned Opc)
LLVM_READONLY bool	hasNamedOperand (uint64_t Opcode, OpName NamedIdx)
LLVM_READONLY int	getSOPPWithRelaxation (uint16_t Opcode)
LLVM_READONLY const MIMGBaseOpcodeInfo *	getMIMGBaseOpcodeInfo (unsigned BaseOpcode)
LLVM_READONLY const MIMGDimInfo *	getMIMGDimInfo (unsigned DimEnum)
LLVM_READONLY const MIMGDimInfo *	getMIMGDimInfoByEncoding (uint8_t DimEnc)
LLVM_READONLY const MIMGDimInfo *	getMIMGDimInfoByAsmSuffix (StringRef AsmSuffix)
LLVM_READONLY const MIMGLZMappingInfo *	getMIMGLZMappingInfo (unsigned L)
LLVM_READONLY const MIMGMIPMappingInfo *	getMIMGMIPMappingInfo (unsigned MIP)
LLVM_READONLY const MIMGBiasMappingInfo *	getMIMGBiasMappingInfo (unsigned Bias)
LLVM_READONLY const MIMGOffsetMappingInfo *	getMIMGOffsetMappingInfo (unsigned Offset)
LLVM_READONLY const MIMGG16MappingInfo *	getMIMGG16MappingInfo (unsigned G)
LLVM_READONLY const MIMGInfo *	getMIMGInfo (unsigned Opc)
LLVM_READONLY bool	isInvalidSingleUseConsumerInst (unsigned Opc)
LLVM_READONLY bool	isInvalidSingleUseProducerInst (unsigned Opc)
bool	isDPMACCInstruction (unsigned Opc)
int	getIntegerAttribute (const Function &F, StringRef Name, int Default)
bool	hasDynamicVGPR (const Function &F)
LLVM_READNONE constexpr bool	isShader (CallingConv::ID CC)
LLVM_READNONE constexpr bool	isGraphics (CallingConv::ID CC)
LLVM_READNONE constexpr bool	isCompute (CallingConv::ID CC)
LLVM_READNONE constexpr bool	isEntryFunctionCC (CallingConv::ID CC)
LLVM_READNONE constexpr bool	isChainCC (CallingConv::ID CC)
LLVM_READNONE constexpr bool	isModuleEntryFunctionCC (CallingConv::ID CC)
LLVM_READNONE constexpr bool	isKernel (CallingConv::ID CC)
LLVM_READNONE constexpr bool	canGuaranteeTCO (CallingConv::ID CC)
LLVM_READNONE constexpr bool	mayTailCallThisCC (CallingConv::ID CC)
	Return true if we might ever do TCO for calls with this calling convention.
bool	supportsWave32 (const MCSubtargetInfo &STI)
constexpr bool	isSISrcOperand (const MCOperandInfo &OpInfo)
	Is this an AMDGPU specific source operand?
bool	isSISrcOperand (const MCInstrDesc &Desc, unsigned OpNo)
LLVM_READNONE unsigned	getOperandSize (const MCOperandInfo &OpInfo)
LLVM_READNONE unsigned	getOperandSize (const MCInstrDesc &Desc, unsigned OpNo)
LLVM_READNONE bool	isInlinableIntLiteral (int64_t Literal)
	Is this literal inlinable, and not one of the values intended for floating point values.
bool	isLegalSMRDImmOffset (const MCSubtargetInfo &ST, int64_t ByteOffset)
LLVM_READNONE bool	isLegalDPALU_DPPControl (const MCSubtargetInfo &ST, unsigned DC)
bool	hasAny64BitVGPROperands (const MCInstrDesc &OpDesc, const MCSubtargetInfo &ST)
constexpr std::pair< unsigned, unsigned >	getShiftMask (unsigned Value)
	Deduce the least significant bit aligned shift and mask values for a binary Complement `Value` (as they're defined in SIDefines.h as C_*) as a returned pair<shift, mask>.
const MCExpr *	maskShiftSet (const MCExpr *Val, uint32_t Mask, uint32_t Shift, MCContext &Ctx)
	Provided with the MCExpr * `Val`, uint32 `Mask` and `Shift`, will return the masked and left shifted, in said order of operations, MCExpr * created within the MCContext `Ctx`.
const MCExpr *	maskShiftGet (const MCExpr *Val, uint32_t Mask, uint32_t Shift, MCContext &Ctx)
	Provided with the MCExpr * `Val`, uint32 `Mask` and `Shift`, will return the right shifted and masked, in said order of operations, MCExpr * created within the MCContext `Ctx`.

Variables
static constexpr LaneMaskConstants	LaneMaskConstants32
static constexpr LaneMaskConstants	LaneMaskConstants64
const uint64_t	RSRC_DATA_FORMAT = 0xf00000000000LL
const uint64_t	RSRC_ELEMENT_SIZE_SHIFT = (32 + 19)
const uint64_t	RSRC_INDEX_STRIDE_SHIFT = (32 + 21)
const uint64_t	RSRC_TID_ENABLE = UINT64_C(1) << (32 + 23)
static constexpr uint32_t	ExtendedFltRoundOffset = 4
	Offset of nonstandard values for llvm.get.rounding results from the largest supported mode.
static constexpr uint32_t	F32FltRoundOffset = 0
	Offset in mode register of f32 rounding mode.
static constexpr uint32_t	F64FltRoundOffset = 2
	Offset in mode register of f64/f16 rounding mode.
const uint64_t	FltRoundConversionTable
const uint64_t	FltRoundToHWConversionTable
const int	OPR_ID_UNKNOWN = -1
const int	OPR_ID_UNSUPPORTED = -2
const int	OPR_ID_DUPLICATE = -3
const int	OPR_VAL_INVALID = -4

Typedef Documentation

◆ EncodingBit

template<unsigned Bit, unsigned D = 0>

using llvm::AMDGPU::EncodingBit = EncodingField<Bit, Bit, D>

Definition at line 399 of file AMDGPUBaseInfo.h.

◆ FunctionVariableMap

using llvm::AMDGPU::FunctionVariableMap = DenseMap<Function *, DenseSet<GlobalVariable *>>

Definition at line 33 of file AMDGPUMemoryUtils.h.

◆ VariableFunctionMap

using llvm::AMDGPU::VariableFunctionMap = DenseMap<GlobalVariable *, DenseSet<Function *>>

Definition at line 34 of file AMDGPUMemoryUtils.h.

Enumeration Type Documentation

◆ anonymous enum

anonymous enum

Enumerator
AMDHSA_COV4
AMDHSA_COV5
AMDHSA_COV6

Definition at line 61 of file AMDGPUBaseInfo.h.

◆ AMDGPUFltRounds

enum llvm::AMDGPU::AMDGPUFltRounds : int8_t

Return values used for llvm.get.rounding.

When both the F32 and F64/F16 modes are the same, returns the standard values. If they differ, returns an extended mode starting at 8.

Enumerator
TowardZero
NearestTiesToEven
TowardPositive
TowardNegative
NearestTiesToAwayUnsupported
Dynamic
NearestTiesToEvenF32_NearestTiesToEvenF64
NearestTiesToEvenF32_TowardPositiveF64
NearestTiesToEvenF32_TowardNegativeF64
NearestTiesToEvenF32_TowardZeroF64
TowardPositiveF32_NearestTiesToEvenF64
TowardPositiveF32_TowardPositiveF64
TowardPositiveF32_TowardNegativeF64
TowardPositiveF32_TowardZeroF64
TowardNegativeF32_NearestTiesToEvenF64
TowardNegativeF32_TowardPositiveF64
TowardNegativeF32_TowardNegativeF64
TowardNegativeF32_TowardZeroF64
TowardZeroF32_NearestTiesToEvenF64
TowardZeroF32_TowardPositiveF64
TowardZeroF32_TowardNegativeF64
TowardZeroF32_TowardZeroF64
Invalid

Definition at line 96 of file SIModeRegisterDefaults.h.

◆ ArchFeatureKind

enum llvm::AMDGPU::ArchFeatureKind : uint32_t

Enumerator
FEATURE_NONE
FEATURE_FMA
FEATURE_LDEXP
FEATURE_FP64
FEATURE_FAST_FMA_F32
FEATURE_FAST_DENORMAL_F32
FEATURE_WAVE32
FEATURE_XNACK
FEATURE_SRAMECC
FEATURE_WGP
FEATURE_XNACK_ALWAYS

Definition at line 141 of file TargetParser.h.

◆ AsmComments

enum llvm::AMDGPU::AsmComments

Enumerator
SGPR_SPILL

Definition at line 1797 of file SIInstrInfo.h.

◆ FastRulesTypes

enum llvm::AMDGPU::FastRulesTypes

Enumerator
NoFastRules
Standard
StandardB
Vector

Definition at line 239 of file AMDGPURegBankLegalizeRules.h.

◆ FeatureError

enum llvm::AMDGPU::FeatureError : uint32_t

Enumerator
NO_ERROR
INVALID_FEATURE_COMBINATION
UNSUPPORTED_TARGET_FEATURE

Definition at line 169 of file TargetParser.h.

◆ Fixups

enum llvm::AMDGPU::Fixups

Enumerator
fixup_si_sopp_br	16-bit PC relative fixup for SOPP branch instructions.
LastTargetFixupKind
NumTargetFixupKinds

Definition at line 16 of file AMDGPUFixupKinds.h.

◆ FPType

enum class llvm::AMDGPU::FPType

strong

Enumerator
None
FP4
FP8

Definition at line 63 of file AMDGPUBaseInfo.h.

◆ GPUKind

enum llvm::AMDGPU::GPUKind : uint32_t

GPU kinds supported by the AMDGPU target.

Enumerator
GK_NONE
GK_R600
GK_R630
GK_RS880
GK_RV670
GK_RV710
GK_RV730
GK_RV770
GK_CEDAR
GK_CYPRESS
GK_JUNIPER
GK_REDWOOD
GK_SUMO
GK_BARTS
GK_CAICOS
GK_CAYMAN
GK_TURKS
GK_R600_FIRST
GK_R600_LAST
GK_GFX600
GK_GFX601
GK_GFX602
GK_GFX700
GK_GFX701
GK_GFX702
GK_GFX703
GK_GFX704
GK_GFX705
GK_GFX801
GK_GFX802
GK_GFX803
GK_GFX805
GK_GFX810
GK_GFX900
GK_GFX902
GK_GFX904
GK_GFX906
GK_GFX908
GK_GFX909
GK_GFX90A
GK_GFX90C
GK_GFX942
GK_GFX950
GK_GFX1010
GK_GFX1011
GK_GFX1012
GK_GFX1013
GK_GFX1030
GK_GFX1031
GK_GFX1032
GK_GFX1033
GK_GFX1034
GK_GFX1035
GK_GFX1036
GK_GFX1100
GK_GFX1101
GK_GFX1102
GK_GFX1103
GK_GFX1150
GK_GFX1151
GK_GFX1152
GK_GFX1153
GK_GFX1200
GK_GFX1201
GK_GFX1250
GK_GFX1251
GK_AMDGCN_FIRST
GK_AMDGCN_LAST
GK_GFX9_GENERIC
GK_GFX10_1_GENERIC
GK_GFX10_3_GENERIC
GK_GFX11_GENERIC
GK_GFX12_GENERIC
GK_GFX9_4_GENERIC
GK_AMDGCN_GENERIC_FIRST
GK_AMDGCN_GENERIC_LAST

Definition at line 38 of file TargetParser.h.

◆ LoweringMethodID

enum llvm::AMDGPU::LoweringMethodID

Enumerator
DoNotLower
VccExtToSel
UniExtToSel
UnpackBitShift
UnpackMinMax
S_BFE
V_BFE
VgprToVccCopy
SplitTo32
ScalarizeToS16
SplitTo32Select
SplitTo32SExtInReg
Ext32To64
UniCstExt
SplitLoad
WidenLoad
WidenMMOToS32
UnpackAExt

Definition at line 218 of file AMDGPURegBankLegalizeRules.h.

◆ OperandType

enum llvm::AMDGPU::OperandType : unsigned

Enumerator
OPERAND_REG_IMM_INT32	Operands with register, 32-bit, or 64-bit immediate.
OPERAND_REG_IMM_INT64
OPERAND_REG_IMM_INT16
OPERAND_REG_IMM_FP32
OPERAND_REG_IMM_FP64
OPERAND_REG_IMM_BF16
OPERAND_REG_IMM_FP16
OPERAND_REG_IMM_V2BF16
OPERAND_REG_IMM_V2FP16
OPERAND_REG_IMM_V2INT16
OPERAND_REG_IMM_NOINLINE_V2FP16
OPERAND_REG_IMM_V2INT32
OPERAND_REG_IMM_V2FP32
OPERAND_REG_INLINE_C_INT16	Operands with register or inline constant.
OPERAND_REG_INLINE_C_INT32
OPERAND_REG_INLINE_C_INT64
OPERAND_REG_INLINE_C_BF16
OPERAND_REG_INLINE_C_FP16
OPERAND_REG_INLINE_C_FP32
OPERAND_REG_INLINE_C_FP64
OPERAND_REG_INLINE_C_V2INT16
OPERAND_REG_INLINE_C_V2BF16
OPERAND_REG_INLINE_C_V2FP16
OPERAND_INLINE_SPLIT_BARRIER_INT32
OPERAND_KIMM32	Operand with 32-bit immediate that uses the constant bus.
OPERAND_KIMM16
OPERAND_KIMM64
OPERAND_REG_INLINE_AC_INT32	Operands with an AccVGPR register or inline constant.
OPERAND_REG_INLINE_AC_FP32
OPERAND_REG_INLINE_AC_FP64
OPERAND_INLINE_C_AV64_PSEUDO
OPERAND_INPUT_MODS
OPERAND_SDWA_VOPC_DST
OPERAND_REG_IMM_FIRST
OPERAND_REG_IMM_LAST
OPERAND_REG_INLINE_C_FIRST
OPERAND_REG_INLINE_C_LAST
OPERAND_REG_INLINE_AC_FIRST
OPERAND_REG_INLINE_AC_LAST
OPERAND_SRC_FIRST
OPERAND_SRC_LAST
OPERAND_KIMM_FIRST
OPERAND_KIMM_LAST

Definition at line 199 of file SIDefines.h.

◆ RegBankLLTMappingApplyID

enum llvm::AMDGPU::RegBankLLTMappingApplyID

Enumerator
InvalidMapping
None
IntrId
Imm
Vcc
Sgpr16
Sgpr32
Sgpr64
Sgpr128
SgprP0
SgprP1
SgprP3
SgprP4
SgprP5
SgprP8
SgprPtr32
SgprPtr64
SgprPtr128
SgprV2S16
SgprV4S32
SgprV2S32
SgprB32
SgprB64
SgprB96
SgprB128
SgprB256
SgprB512
Vgpr16
Vgpr32
Vgpr64
Vgpr128
VgprP0
VgprP1
VgprP3
VgprP4
VgprP5
VgprPtr32
VgprPtr64
VgprPtr128
VgprV2S16
VgprV2S32
VgprB32
VgprB64
VgprB96
VgprB128
VgprB256
VgprB512
VgprV4S32
UniInVcc
UniInVgprS16
UniInVgprS32
UniInVgprS64
UniInVgprV2S16
UniInVgprV2S32
UniInVgprV4S32
UniInVgprB32
UniInVgprB64
UniInVgprB96
UniInVgprB128
UniInVgprB256
UniInVgprB512
Sgpr32Trunc
Sgpr32_WF
SgprV4S32_WF
Sgpr32AExt
Sgpr32AExtBoolInReg
Sgpr32SExt
Sgpr32ZExt
Vgpr32SExt
Vgpr32ZExt

Definition at line 129 of file AMDGPURegBankLegalizeRules.h.

◆ SchedulingPhase

enum class llvm::AMDGPU::SchedulingPhase

strong

Enumerator
Initial
PreRAReentry
PostRA

Definition at line 19 of file AMDGPUIGroupLP.h.

◆ TargetIndex

enum llvm::AMDGPU::TargetIndex

Enumerator
TI_CONSTDATA_START
TI_SCRATCH_RSRC_DWORD0
TI_SCRATCH_RSRC_DWORD1
TI_SCRATCH_RSRC_DWORD2
TI_SCRATCH_RSRC_DWORD3

Definition at line 584 of file AMDGPU.h.

◆ UniformityLLTOpPredicateID

enum llvm::AMDGPU::UniformityLLTOpPredicateID

Enumerator
_
S1
S16
S32
S64
S128
UniS1
UniS16
UniS32
UniS64
UniS128
DivS1
DivS16
DivS32
DivS64
DivS128
P0
P1
P3
P4
P5
P8
Ptr32
Ptr64
Ptr128
UniP0
UniP1
UniP3
UniP4
UniP5
UniP8
UniPtr32
UniPtr64
UniPtr128
DivP0
DivP1
DivP3
DivP4
DivP5
DivPtr32
DivPtr64
DivPtr128
V2S16
V2S32
V3S32
V4S32
UniV2S16
UniV2S32
DivV2S16
DivV2S32
B32
B64
B96
B128
B256
B512
UniB32
UniB64
UniB96
UniB128
UniB256
UniB512
DivB32
DivB64
DivB96
DivB128
DivB256
DivB512

Definition at line 39 of file AMDGPURegBankLegalizeRules.h.

Function Documentation

◆ addrspacesMayAlias()

bool llvm::AMDGPU::addrspacesMayAlias	(	unsigned	AS1,
		unsigned	AS2 )

inlinestatic

Definition at line 592 of file AMDGPU.h.

References llvm::AMDGPUAS::MAX_AMDGPU_ADDRESS.

Referenced by llvm::GCNTTIImpl::addrspacesMayAlias(), llvm::AMDGPUAAResult::alias(), and llvm::GCNTTIImpl::isValidAddrSpaceCast().

◆ buildReadAnyLane()

void llvm::AMDGPU::buildReadAnyLane	(	MachineIRBuilder &	B,
		Register	SgprDst,
		Register	VgprSrc,
		const RegisterBankInfo &	RBI )

Definition at line 171 of file AMDGPUGlobalISelUtils.cpp.

References B(), and buildReadLane().

◆ buildReadFirstLane()

void llvm::AMDGPU::buildReadFirstLane	(	MachineIRBuilder &	B,
		Register	SgprDst,
		Register	VgprSrc,
		const RegisterBankInfo &	RBI )

Definition at line 180 of file AMDGPUGlobalISelUtils.cpp.

References B(), and buildReadLane().

◆ canGuaranteeTCO()

LLVM_READNONE constexpr bool llvm::AMDGPU::canGuaranteeTCO ( CallingConv::ID CC )

constexpr

Definition at line 1518 of file AMDGPUBaseInfo.h.

References llvm::CallingConv::Fast.

Referenced by llvm::AMDGPUCallLowering::isEligibleForTailCallOptimization(), llvm::SITargetLowering::isEligibleForTailCallOptimization(), and mayTailCallThisCC().

◆ convertSMRDOffsetUnits()

uint64_t llvm::AMDGPU::convertSMRDOffsetUnits	(	const MCSubtargetInfo &	ST,
		uint64_t	ByteOffset )

Convert ByteOffset to dwords if the subtarget uses dword SMRD immediate offsets.

Definition at line 3260 of file AMDGPUBaseInfo.cpp.

References assert(), hasSMEMByteOffset(), and isDwordAligned().

Referenced by getSMRDEncodedLiteralOffset32(), and getSMRDEncodedOffset().

◆ createSlowPathCmp()

Value * llvm::AMDGPU::createSlowPathCmp	(	Module &	M,
		IRBuilder<> &	IRB,
		Type *	IntptrTy,
		Value *	AddrLong,
		Value *	ShadowValue,
		uint32_t	TypeStoreSize,
		int	AsanScale )

static

Definition at line 79 of file AMDGPUAsanInstrumentation.cpp.

References llvm::IRBuilderBase::CreateAdd(), llvm::IRBuilderBase::CreateAnd(), llvm::IRBuilderBase::CreateICmpSGE(), llvm::IRBuilderBase::CreateIntCast(), and llvm::Value::getType().

Referenced by instrumentAddressImpl().

◆ decodeCustomOperand()

bool llvm::AMDGPU::decodeCustomOperand	(	const CustomOperandVal *	Opr,
		int	Size,
		unsigned	Code,
		int &	Idx,
		StringRef &	Name,
		unsigned &	Val,
		bool &	IsDefault,
		const MCSubtargetInfo &	STI )

static

Definition at line 1946 of file AMDGPUBaseInfo.cpp.

References Size.

Referenced by llvm::AMDGPU::DepCtr::decodeDepCtr().

◆ decodeExpcnt()

unsigned llvm::AMDGPU::decodeExpcnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt )

Returns: Decoded Expcnt from given Waitcnt for given isa Version.

Definition at line 1775 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by decodeWaitcnt(), and decodeWaitcnt().

◆ decodeFltRoundToHWConversionTable()

uint32_t llvm::AMDGPU::decodeFltRoundToHWConversionTable ( uint32_t FltRounds )

Read the hardware rounding mode equivalent of a AMDGPUFltRounds value.

Definition at line 247 of file SIModeRegisterDefaults.cpp.

References FltRoundToHWConversionTable.

Referenced by llvm::SITargetLowering::lowerSET_ROUNDING().

◆ decodeLgkmcnt()

unsigned llvm::AMDGPU::decodeLgkmcnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt )

Returns: Decoded Lgkmcnt from given Waitcnt for given isa Version.

Definition at line 1780 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by decodeWaitcnt(), and decodeWaitcnt().

◆ decodeLoadcntDscnt()

Waitcnt llvm::AMDGPU::decodeLoadcntDscnt	(	const IsaVersion &	Version,
		unsigned	LoadcntDscnt )

Returns: Decoded Waitcnt structure from given LoadcntDscnt for given isa Version.

Definition at line 1848 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPU::Waitcnt::DsCnt, llvm::AMDGPU::Waitcnt::LoadCnt, and llvm::Version.

◆ decodeStorecntDscnt()

Waitcnt llvm::AMDGPU::decodeStorecntDscnt	(	const IsaVersion &	Version,
		unsigned	StorecntDscnt )

Returns: Decoded Waitcnt structure from given StorecntDscnt for given isa Version.

Definition at line 1858 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPU::Waitcnt::DsCnt, llvm::AMDGPU::Waitcnt::StoreCnt, and llvm::Version.

◆ decodeVmcnt()

unsigned llvm::AMDGPU::decodeVmcnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt )

Returns: Decoded Vmcnt from given Waitcnt for given isa Version.

Definition at line 1767 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by decodeWaitcnt(), and decodeWaitcnt().

◆ decodeWaitcnt() [1/2]

Waitcnt llvm::AMDGPU::decodeWaitcnt	(	const IsaVersion &	Version,
		unsigned	Encoded )

Definition at line 1792 of file AMDGPUBaseInfo.cpp.

References decodeExpcnt(), decodeLgkmcnt(), decodeVmcnt(), llvm::AMDGPU::Waitcnt::DsCnt, llvm::AMDGPU::Waitcnt::ExpCnt, llvm::AMDGPU::Waitcnt::LoadCnt, and llvm::Version.

◆ decodeWaitcnt() [2/2]

void llvm::AMDGPU::decodeWaitcnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt,
		unsigned &	Vmcnt,
		unsigned &	Expcnt,
		unsigned &	Lgkmcnt )

Decodes Vmcnt, Expcnt and Lgkmcnt from given Waitcnt for given isa Version, and writes decoded values into Vmcnt, Expcnt and Lgkmcnt respectively.

Should not be used on gfx12+, the instruction which needs it is deprecated

Vmcnt, Expcnt and Lgkmcnt are decoded as follows: Vmcnt = Waitcnt[3:0] (pre-gfx9) Vmcnt = Waitcnt[15:14,3:0] (gfx9,10) Vmcnt = Waitcnt[15:10] (gfx11) Expcnt = Waitcnt[6:4] (pre-gfx11) Expcnt = Waitcnt[2:0] (gfx11) Lgkmcnt = Waitcnt[11:8] (pre-gfx10) Lgkmcnt = Waitcnt[13:8] (gfx10) Lgkmcnt = Waitcnt[9:4] (gfx11)

Definition at line 1785 of file AMDGPUBaseInfo.cpp.

References decodeExpcnt(), decodeLgkmcnt(), decodeVmcnt(), and llvm::Version.

Referenced by llvm::AMDGPUInstPrinter::printSWaitCnt().

◆ eliminateConstantExprUsesOfLDSFromAllInstructions()

bool llvm::AMDGPU::eliminateConstantExprUsesOfLDSFromAllInstructions ( Module & M )

Definition at line 97 of file AMDGPUMemoryUtils.cpp.

References llvm::convertUsersOfConstantsToInstructions(), isLDSVariableToLower(), and llvm::SmallVectorTemplateBase< T, bool >::push_back().

◆ encode32BitLiteral()

LLVM_READNONE int64_t llvm::AMDGPU::encode32BitLiteral	(	int64_t	Imm,
		OperandType	Type,
		bool	IsLit )

◆ encodeCustomOperand()

int llvm::AMDGPU::encodeCustomOperand	(	const CustomOperandVal *	Opr,
		int	Size,
		const StringRef	Name,
		int64_t	InputVal,
		unsigned &	UsedOprMask,
		const MCSubtargetInfo &	STI )

static

Definition at line 1970 of file AMDGPUBaseInfo.cpp.

References encodeCustomOperandVal(), OPR_ID_DUPLICATE, OPR_ID_UNKNOWN, OPR_ID_UNSUPPORTED, and Size.

Referenced by llvm::AMDGPU::DepCtr::encodeDepCtr().

◆ encodeCustomOperandVal()

int llvm::AMDGPU::encodeCustomOperandVal	(	const CustomOperandVal &	Op,
		int64_t	InputVal )

static

Definition at line 1963 of file AMDGPUBaseInfo.cpp.

References OPR_VAL_INVALID.

Referenced by encodeCustomOperand().

◆ encodeDscnt()

unsigned llvm::AMDGPU::encodeDscnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt,
		unsigned	Dscnt )

static

Definition at line 1880 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by encodeLoadcntDscnt(), and encodeStorecntDscnt().

◆ encodeExpcnt()

unsigned llvm::AMDGPU::encodeExpcnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt,
		unsigned	Expcnt )

Returns: Waitcnt with encoded Expcnt for given isa Version.

Definition at line 1809 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by encodeWaitcnt().

◆ encodeLgkmcnt()

unsigned llvm::AMDGPU::encodeLgkmcnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt,
		unsigned	Lgkmcnt )

Returns: Waitcnt with encoded Lgkmcnt for given isa Version.

Definition at line 1815 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by encodeWaitcnt().

◆ encodeLoadcnt()

unsigned llvm::AMDGPU::encodeLoadcnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt,
		unsigned	Loadcnt )

static

Definition at line 1868 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by encodeLoadcntDscnt().

◆ encodeLoadcntDscnt() [1/2]

unsigned llvm::AMDGPU::encodeLoadcntDscnt	(	const IsaVersion &	Version,
		const Waitcnt &	Decoded )

Returns: Loadcnt and Dscnt components of Decoded encoded as an immediate that can be used with S_WAIT_LOADCNT_DSCNT for given isa Version.

Definition at line 1894 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPU::Waitcnt::DsCnt, encodeLoadcntDscnt(), llvm::AMDGPU::Waitcnt::LoadCnt, and llvm::Version.

◆ encodeLoadcntDscnt() [2/2]

unsigned llvm::AMDGPU::encodeLoadcntDscnt	(	const IsaVersion &	Version,
		unsigned	Loadcnt,
		unsigned	Dscnt )

static

Definition at line 1886 of file AMDGPUBaseInfo.cpp.

References encodeDscnt(), encodeLoadcnt(), getCombinedCountBitMask(), and llvm::Version.

Referenced by encodeLoadcntDscnt().

◆ encodeStorecnt()

unsigned llvm::AMDGPU::encodeStorecnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt,
		unsigned	Storecnt )

static

Definition at line 1874 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by encodeStorecntDscnt().

◆ encodeStorecntDscnt() [1/2]

unsigned llvm::AMDGPU::encodeStorecntDscnt	(	const IsaVersion &	Version,
		const Waitcnt &	Decoded )

Returns: Storecnt and Dscnt components of Decoded encoded as an immediate that can be used with S_WAIT_STORECNT_DSCNT for given isa Version.

Definition at line 1906 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPU::Waitcnt::DsCnt, encodeStorecntDscnt(), llvm::AMDGPU::Waitcnt::StoreCnt, and llvm::Version.

◆ encodeStorecntDscnt() [2/2]

unsigned llvm::AMDGPU::encodeStorecntDscnt	(	const IsaVersion &	Version,
		unsigned	Storecnt,
		unsigned	Dscnt )

static

Definition at line 1898 of file AMDGPUBaseInfo.cpp.

References encodeDscnt(), encodeStorecnt(), getCombinedCountBitMask(), and llvm::Version.

Referenced by encodeStorecntDscnt().

◆ encodeVmcnt()

unsigned llvm::AMDGPU::encodeVmcnt	(	const IsaVersion &	Version,
		unsigned	Waitcnt,
		unsigned	Vmcnt )

Returns: Waitcnt with encoded Vmcnt for given isa Version.

Definition at line 1800 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by encodeWaitcnt().

◆ encodeWaitcnt() [1/2]

unsigned llvm::AMDGPU::encodeWaitcnt	(	const IsaVersion &	Version,
		const Waitcnt &	Decoded )

Definition at line 1830 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPU::Waitcnt::DsCnt, encodeWaitcnt(), llvm::AMDGPU::Waitcnt::ExpCnt, llvm::AMDGPU::Waitcnt::LoadCnt, and llvm::Version.

◆ encodeWaitcnt() [2/2]

unsigned llvm::AMDGPU::encodeWaitcnt	(	const IsaVersion &	Version,
		unsigned	Vmcnt,
		unsigned	Expcnt,
		unsigned	Lgkmcnt )

Encodes Vmcnt, Expcnt and Lgkmcnt into Waitcnt for given isa Version.

Should not be used on gfx12+, the instruction which needs it is deprecated

Vmcnt, Expcnt and Lgkmcnt are encoded as follows: Waitcnt[2:0] = Expcnt (gfx11+) Waitcnt[3:0] = Vmcnt (pre-gfx9) Waitcnt[3:0] = Vmcnt[3:0] (gfx9,10) Waitcnt[6:4] = Expcnt (pre-gfx11) Waitcnt[9:4] = Lgkmcnt (gfx11) Waitcnt[11:8] = Lgkmcnt (pre-gfx10) Waitcnt[13:8] = Lgkmcnt (gfx10) Waitcnt[15:10] = Vmcnt (gfx11) Waitcnt[15:14] = Vmcnt[5:4] (gfx9,10)

Returns: Waitcnt with encoded Vmcnt, Expcnt and Lgkmcnt for given isa Version.

Definition at line 1821 of file AMDGPUBaseInfo.cpp.

References encodeExpcnt(), encodeLgkmcnt(), encodeVmcnt(), getWaitcntBitMask(), and llvm::Version.

Referenced by encodeWaitcnt().

◆ fillAMDGPUFeatureMap()

std::pair< FeatureError, StringRef > llvm::AMDGPU::fillAMDGPUFeatureMap	(	StringRef	GPU,
		const Triple &	T,
		StringMap< bool > &	Features )

Fills Features map with default values for given target GPU.

Features contains overriding target features and this function returns default target features with entries overridden by Features.

Definition at line 742 of file TargetParser.cpp.

References llvm::Triple::AMDHSA, llvm::StringRef::empty(), fillAMDGCNFeatureMap(), GK_BARTS, GK_CAICOS, GK_CAYMAN, GK_CEDAR, GK_CYPRESS, GK_JUNIPER, GK_R600, GK_R630, GK_REDWOOD, GK_RS880, GK_RV670, GK_RV710, GK_RV730, GK_RV770, GK_SUMO, GK_TURKS, insertWaveSizeFeature(), llvm_unreachable, NO_ERROR, parseArchR600(), and T.

◆ fillValidArchListAMDGCN()

void llvm::AMDGPU::fillValidArchListAMDGCN ( SmallVectorImpl< StringRef > & Values )

Definition at line 265 of file TargetParser.cpp.

References llvm::CallingConv::C, and llvm::SmallVectorTemplateBase< T, bool >::push_back().

◆ fillValidArchListR600()

void llvm::AMDGPU::fillValidArchListR600 ( SmallVectorImpl< StringRef > & Values )

Definition at line 271 of file TargetParser.cpp.

References llvm::CallingConv::C, and llvm::SmallVectorTemplateBase< T, bool >::push_back().

◆ foldAMDGPUMCExpr()

const MCExpr * llvm::AMDGPU::foldAMDGPUMCExpr	(	const MCExpr *	Expr,
		MCContext &	Ctx )

Definition at line 686 of file AMDGPUMCExpr.cpp.

References knownBitsMapHelper(), and tryFoldHelper().

Referenced by llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor(), and llvm::AMDGPUTargetAsmStreamer::EmitAMDKernelCodeT().

◆ genAMDGPUReportBlock()

Instruction * llvm::AMDGPU::genAMDGPUReportBlock	(	Module &	M,
		IRBuilder<> &	IRB,
		Value *	Cond,
		bool	Recover )

static

Definition at line 57 of file AMDGPUAsanInstrumentation.cpp.

References Cond, llvm::IRBuilderBase::CreateIntrinsic(), llvm::IRBuilderBase::CreateIsNotNull(), llvm::MDBuilder::createUnlikelyBranchWeights(), llvm::IRBuilderBase::GetInsertPoint(), llvm::IRBuilderBase::getInt64Ty(), llvm::IRBuilderBase::SetInsertPoint(), and llvm::SplitBlockAndInsertIfThen().

Referenced by instrumentAddressImpl().

◆ generateCrashCode()

Instruction * llvm::AMDGPU::generateCrashCode	(	Module &	M,
		IRBuilder<> &	IRB,
		Type *	IntptrTy,
		Instruction *	InsertBefore,
		Value *	Addr,
		bool	IsWrite,
		size_t	AccessSizeIndex,
		Value *	SizeArgument,
		bool	Recover )

static

Definition at line 97 of file AMDGPUAsanInstrumentation.cpp.

References Call, llvm::IRBuilderBase::CreateCall(), llvm::FunctionType::get(), llvm::IRBuilderBase::getVoidTy(), kAsanReportErrorTemplate, llvm::IRBuilderBase::SetInsertPoint(), and llvm::raw_svector_ostream::str().

Referenced by instrumentAddressImpl().

◆ getAddr64Inst()

LLVM_READONLY int llvm::AMDGPU::getAddr64Inst ( uint16_t Opcode )

References LLVM_READONLY.

Referenced by llvm::SIInstrInfo::legalizeOperands().

◆ getAddrSizeMIMGOp()

LLVM_READONLY unsigned llvm::AMDGPU::getAddrSizeMIMGOp	(	const MIMGBaseOpcodeInfo *	BaseOpcode,
		const MIMGDimInfo *	Dim,
		bool	IsA16,
		bool	IsG16Supported )

Definition at line 323 of file AMDGPUBaseInfo.cpp.

References llvm::alignTo(), llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates, llvm::divideCeil(), llvm::AMDGPU::MIMGBaseOpcodeInfo::G16, llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients, llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip, llvm::AMDGPU::MIMGDimInfo::NumCoords, llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs, and llvm::AMDGPU::MIMGDimInfo::NumGradients.

Referenced by llvm::AMDGPUDisassembler::convertMIMGInst(), and llvm::SIInstrInfo::verifyInstruction().

◆ getAlign()

Align llvm::AMDGPU::getAlign	(	const DataLayout &	DL,
		const GlobalVariable *	GV )

Definition at line 28 of file AMDGPUMemoryUtils.cpp.

References DL, llvm::Value::getPointerAlignment(), and llvm::GlobalValue::getValueType().

◆ getAMDHSACodeObjectVersion() [1/2]

unsigned llvm::AMDGPU::getAMDHSACodeObjectVersion ( const Module & M )

Returns: Code object version from the IR module flag.

Definition at line 202 of file AMDGPUBaseInfo.cpp.

References llvm::mdconst::extract_or_null(), and getDefaultAMDHSACodeObjectVersion().

Referenced by llvm::AMDGPUAsmPrinter::doInitialization(), llvm::AMDGPU::HSAMD::MetadataStreamerMsgPackV4::emitKernel(), llvm::AMDGPUSubtarget::getImplicitArgNumBytes(), llvm::AMDGPULegalizerInfo::getSegmentAperture(), llvm::AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr(), llvm::AMDGPULowerKernelAttributesPass::run(), llvm::AMDGPUResourceUsageAnalysis::run(), llvm::AMDGPUResourceUsageAnalysisWrapperPass::runOnMachineFunction(), and llvm::AMDGPUDisassembler::setABIVersion().

◆ getAMDHSACodeObjectVersion() [2/2]

unsigned llvm::AMDGPU::getAMDHSACodeObjectVersion ( unsigned ABIVersion )

Returns: Code object version from ELF's e_ident[EI_ABIVERSION].

Definition at line 215 of file AMDGPUBaseInfo.cpp.

References llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V4, llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V5, llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V6, and getDefaultAMDHSACodeObjectVersion().

◆ getArchAttrAMDGCN()

unsigned llvm::AMDGPU::getArchAttrAMDGCN ( GPUKind AK )

Definition at line 253 of file TargetParser.cpp.

References FEATURE_NONE.

◆ getArchAttrR600()

unsigned llvm::AMDGPU::getArchAttrR600 ( GPUKind AK )

Definition at line 259 of file TargetParser.cpp.

References FEATURE_NONE.

◆ getArchFamilyNameAMDGCN()

StringRef llvm::AMDGPU::getArchFamilyNameAMDGCN ( GPUKind AK )

Definition at line 204 of file TargetParser.cpp.

References llvm::StringRef::drop_back(), llvm::StringRef::empty(), getArchNameAMDGCN(), GK_GFX10_1_GENERIC, GK_GFX10_3_GENERIC, GK_GFX11_GENERIC, GK_GFX12_GENERIC, GK_GFX9_4_GENERIC, and GK_GFX9_GENERIC.

◆ getArchNameAMDGCN()

StringRef llvm::AMDGPU::getArchNameAMDGCN ( GPUKind AK )

Definition at line 223 of file TargetParser.cpp.

Referenced by getArchFamilyNameAMDGCN(), llvm::AMDGPUTargetStreamer::getArchNameFromElfMach(), and getCanonicalArchName().

◆ getArchNameR600()

StringRef llvm::AMDGPU::getArchNameR600 ( GPUKind AK )

Definition at line 229 of file TargetParser.cpp.

Referenced by llvm::AMDGPUTargetStreamer::getArchNameFromElfMach(), and getCanonicalArchName().

◆ getBaseWithConstantOffset()

std::pair< Register, unsigned > llvm::AMDGPU::getBaseWithConstantOffset	(	MachineRegisterInfo &	MRI,
		Register	Reg,
		GISelValueTracking *	ValueTracking = nullptr,
		bool	CheckNUW = false )

Returns base register and constant offset.

Definition at line 26 of file AMDGPUGlobalISelUtils.cpp.

References assert(), llvm::sampleprof::Base, llvm::getDefIgnoringCopies(), llvm::MIPatternMatch::m_Copy(), llvm::MIPatternMatch::m_GOr(), llvm::MIPatternMatch::m_GPtrAdd(), llvm::MIPatternMatch::m_ICst(), llvm::MIPatternMatch::m_MInstr(), llvm::MIPatternMatch::m_Reg(), llvm::GISelValueTracking::maskedValueIsZero(), llvm::MIPatternMatch::mi_match(), MRI, llvm::MachineInstr::NoUWrap, llvm::Offset, and Register.

Referenced by llvm::AMDGPURegisterBankInfo::applyMappingImpl(), computeIndirectRegIndex(), llvm::AMDGPURegisterBankInfo::setBufferOffsets(), and llvm::AMDGPULegalizerInfo::splitBufferOffsets().

◆ getBasicFromSDWAOp()

LLVM_READONLY int llvm::AMDGPU::getBasicFromSDWAOp ( uint16_t Opcode )

References LLVM_READONLY.

Referenced by llvm::SIInstrInfo::verifyInstruction().

◆ getBitOp2()

unsigned llvm::AMDGPU::getBitOp2 ( unsigned Opc )

Definition at line 800 of file AMDGPUBaseInfo.cpp.

References Opc.

Referenced by getCanBeVOPD(), getVOPDFull(), and getVOPDOpcode().

◆ getBvhcntBitMask()

unsigned llvm::AMDGPU::getBvhcntBitMask ( const IsaVersion & Version )

Returns: Bvhcnt bit mask for given isa Version. Returns 0 for versions that do not support BVHcnt

Definition at line 1727 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

◆ getCanBeVOPD()

LLVM_READONLY CanBeVOPD llvm::AMDGPU::getCanBeVOPD	(	unsigned	Opc,
		unsigned	EncodingFamily,
		bool	VOPD3 )

Definition at line 635 of file AMDGPUBaseInfo.cpp.

References getBitOp2(), getVOPDFull(), getVOPDOpcode(), Info, and Opc.

Referenced by shouldScheduleVOPDAdjacent().

◆ getCanonicalArchName()

StringRef llvm::AMDGPU::getCanonicalArchName	(	const Triple &	T,
		StringRef	Arch )

Definition at line 360 of file TargetParser.cpp.

References assert(), getArchNameAMDGCN(), getArchNameR600(), GK_NONE, parseArchAMDGCN(), parseArchR600(), and T.

◆ getCombinedCountBitMask()

unsigned llvm::AMDGPU::getCombinedCountBitMask	(	const IsaVersion &	Version,
		bool	IsStore )

static

Definition at line 1834 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by encodeLoadcntDscnt(), and encodeStorecntDscnt().

◆ getCommuteOrig()

LLVM_READONLY int llvm::AMDGPU::getCommuteOrig ( uint16_t Opcode )

References LLVM_READONLY.

Referenced by llvm::SIInstrInfo::commuteOpcode().

◆ getCommuteRev()

LLVM_READONLY int llvm::AMDGPU::getCommuteRev ( uint16_t Opcode )

References LLVM_READONLY.

Referenced by llvm::SIInstrInfo::commuteOpcode().

◆ getCompletionActionImplicitArgPosition()

unsigned llvm::AMDGPU::getCompletionActionImplicitArgPosition ( unsigned CodeObjectVersion )

Definition at line 280 of file AMDGPUBaseInfo.cpp.

References AMDHSA_COV4, AMDHSA_COV5, AMDHSA_COV6, and llvm::AMDGPU::ImplicitArg::COMPLETION_ACTION_OFFSET.

◆ getDefaultAMDHSACodeObjectVersion()

unsigned llvm::AMDGPU::getDefaultAMDHSACodeObjectVersion ( )

Returns: The default HSA code object version. This should only be used when we lack a more accurate CodeObjectVersion value (e.g. from the IR module flag or a .amdhsa_code_object_version directive)

Definition at line 211 of file AMDGPUBaseInfo.cpp.

References DefaultAMDHSACodeObjectVersion.

Referenced by getAMDHSACodeObjectVersion(), and getAMDHSACodeObjectVersion().

◆ getDefaultCustomOperandEncoding()

unsigned llvm::AMDGPU::getDefaultCustomOperandEncoding	(	const CustomOperandVal *	Opr,
		int	Size,
		const MCSubtargetInfo &	STI )

static

Definition at line 1915 of file AMDGPUBaseInfo.cpp.

References Size.

Referenced by llvm::AMDGPU::DepCtr::getDefaultDepCtrEncoding().

◆ getDefaultQueueImplicitArgPosition()

unsigned llvm::AMDGPU::getDefaultQueueImplicitArgPosition ( unsigned CodeObjectVersion )

Definition at line 269 of file AMDGPUBaseInfo.cpp.

References AMDHSA_COV4, AMDHSA_COV5, AMDHSA_COV6, and llvm::AMDGPU::ImplicitArg::DEFAULT_QUEUE_OFFSET.

◆ getDPPOp32()

LLVM_READONLY int llvm::AMDGPU::getDPPOp32 ( uint16_t Opcode )

References LLVM_READONLY.

◆ getDPPOp64()

LLVM_READONLY int llvm::AMDGPU::getDPPOp64 ( uint16_t Opcode )

References LLVM_READONLY.

◆ getDscntBitMask()

unsigned llvm::AMDGPU::getDscntBitMask ( const IsaVersion & Version )

Returns: Dscnt bit mask for given isa Version. Returns 0 for versions that do not support DScnt

Definition at line 1739 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

◆ getDynamicVGPRBlockSize()

unsigned llvm::AMDGPU::getDynamicVGPRBlockSize ( const Function & F )

Definition at line 2402 of file AMDGPUBaseInfo.cpp.

References BlockSize, and F.

Referenced by llvm::GCNSubtarget::computeOccupancy(), llvm::GCNSubtarget::getMaxNumVGPRs(), and llvm::SIMachineFunctionInfo::SIMachineFunctionInfo().

◆ getELFABIVersion()

uint8_t llvm::AMDGPU::getELFABIVersion	(	const Triple &	OS,
		unsigned	CodeObjectVersion )

Returns: ABIVersion suitable for use in ELF's e_ident[EI_ABIVERSION].

Parameters

CodeObjectVersion is a value returned by getAMDHSACodeObjectVersion().

Definition at line 228 of file AMDGPUBaseInfo.cpp.

References llvm::Triple::AMDHSA, llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V4, llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V5, llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V6, llvm::report_fatal_error(), and T.

Referenced by llvm::AMDGPUTargetELFStreamer::finish().

◆ getEncodingFromOperandTable()

template<size_t N>

int64_t llvm::AMDGPU::getEncodingFromOperandTable	(	const CustomOperand(&)	Table[N],
		StringRef	Name,
		const MCSubtargetInfo &	STI )

static

Map from a symbolic name for a sendmsg/hwreg asm operand to it's encoding.

Definition at line 46 of file AMDGPUAsmUtils.cpp.

References N, OPR_ID_UNKNOWN, and OPR_ID_UNSUPPORTED.

Referenced by llvm::AMDGPU::Hwreg::getHwregId(), llvm::AMDGPU::SendMsg::getMsgId(), and llvm::AMDGPU::SendMsg::getMsgOpId().

◆ getExpcntBitMask()

unsigned llvm::AMDGPU::getExpcntBitMask ( const IsaVersion & Version )

Returns: Expcnt bit mask for given isa Version.

Definition at line 1731 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by llvm::AMDGPUInstPrinter::printSWaitCnt().

◆ getFlatScratchInstSSfromSV()

LLVM_READONLY int llvm::AMDGPU::getFlatScratchInstSSfromSV ( uint16_t Opcode )

Returns: SS (SADDR) form of a FLAT Scratch instruction given an Opcode of an SV (VADDR) form.

References LLVM_READONLY.

◆ getFlatScratchInstSTfromSS()

LLVM_READONLY int llvm::AMDGPU::getFlatScratchInstSTfromSS ( uint16_t Opcode )

Returns: ST form with only immediate offset of a FLAT Scratch instruction given an Opcode of an SS (SADDR) form.

References LLVM_READONLY.

Referenced by llvm::SIRegisterInfo::buildSpillLoadStore(), llvm::SIRegisterInfo::eliminateFrameIndex(), and getFlatScratchSpillOpcode().

◆ getFlatScratchInstSVfromSS()

LLVM_READONLY int llvm::AMDGPU::getFlatScratchInstSVfromSS ( uint16_t Opcode )

Returns: SV (VADDR) form of a FLAT Scratch instruction given an Opcode of an SS (SADDR) form.

References LLVM_READONLY.

Referenced by llvm::SIRegisterInfo::buildSpillLoadStore(), getFlatScratchSpillOpcode(), and llvm::SIInstrInfo::moveFlatAddrToVGPR().

◆ getFlatScratchInstSVfromSVS()

LLVM_READONLY int llvm::AMDGPU::getFlatScratchInstSVfromSVS ( uint16_t Opcode )

Returns: SV (VADDR) form of a FLAT Scratch instruction given an Opcode of an SVS (SADDR + VADDR) form.

References LLVM_READONLY.

Referenced by llvm::SIRegisterInfo::eliminateFrameIndex().

◆ getFPDstSelType()

LLVM_READONLY FPType llvm::AMDGPU::getFPDstSelType ( unsigned Opc )

Definition at line 771 of file AMDGPUBaseInfo.cpp.

References FP4, FP8, Info, None, and Opc.

Referenced by getDstSelForwardingOperand().

◆ getGcnBufferFormatInfo() [1/2]

LLVM_READONLY const GcnBufferFormatInfo * llvm::AMDGPU::getGcnBufferFormatInfo	(	uint8_t	BitsPerComp,
		uint8_t	NumComponents,
		uint8_t	NumFormat,
		const MCSubtargetInfo &	STI )

Definition at line 3347 of file AMDGPUBaseInfo.cpp.

References isGFX10(), and isGFX11Plus().

Referenced by getBufferFormatWithCompCount().

◆ getGcnBufferFormatInfo() [2/2]

LLVM_READONLY const GcnBufferFormatInfo * llvm::AMDGPU::getGcnBufferFormatInfo	(	uint8_t	Format,
		const MCSubtargetInfo &	STI )

Definition at line 3358 of file AMDGPUBaseInfo.cpp.

References llvm::Format, isGFX10(), and isGFX11Plus().

◆ getGlobalSaddrOp()

LLVM_READONLY int llvm::AMDGPU::getGlobalSaddrOp ( uint16_t Opcode )

Returns: SADDR form of a FLAT Global instruction given an Opcode of a VADDR form.

References LLVM_READONLY.

◆ getGlobalVaddrOp()

LLVM_READONLY int llvm::AMDGPU::getGlobalVaddrOp ( uint16_t Opcode )

Returns: VADDR form of a FLAT Global instruction given an Opcode of a SADDR form.

References LLVM_READONLY.

Referenced by llvm::SIInstrInfo::moveFlatAddrToVGPR().

◆ getHasColorExport()

bool llvm::AMDGPU::getHasColorExport ( const Function & F )

Definition at line 2391 of file AMDGPUBaseInfo.cpp.

References llvm::CallingConv::AMDGPU_PS, and F.

Referenced by generateEndPgm().

◆ getHasDepthExport()

bool llvm::AMDGPU::getHasDepthExport ( const Function & F )

Definition at line 2398 of file AMDGPUBaseInfo.cpp.

References F.

Referenced by generateEndPgm().

◆ getHostcallImplicitArgPosition()

unsigned llvm::AMDGPU::getHostcallImplicitArgPosition ( unsigned COV )

Returns: The offset of the hostcall pointer argument from implicitarg_ptr

Definition at line 258 of file AMDGPUBaseInfo.cpp.

References AMDHSA_COV4, AMDHSA_COV5, AMDHSA_COV6, and llvm::AMDGPU::ImplicitArg::HOSTCALL_PTR_OFFSET.

◆ getIfAddr64Inst()

LLVM_READONLY int llvm::AMDGPU::getIfAddr64Inst ( uint16_t Opcode )

Check if Opcode is an Addr64 opcode.

Returns: Opcode if it is an Addr64 opcode, otherwise -1.

References LLVM_READONLY.

Referenced by llvm::SIInstrInfo::legalizeOperands().

◆ getImageDimIntrinsicByBaseOpcode()

const ImageDimIntrinsicInfo * llvm::AMDGPU::getImageDimIntrinsicByBaseOpcode	(	unsigned	BaseOpcode,
		unsigned	Dim )

Referenced by simplifyAMDGCNImageIntrinsic().

◆ getImageDimIntrinsicInfo()

const ImageDimIntrinsicInfo * llvm::AMDGPU::getImageDimIntrinsicInfo ( unsigned Intr )

Referenced by collectMergeableInsts(), llvm::SITargetLowering::getTgtMemIntrinsic(), llvm::GCNTTIImpl::instCombineIntrinsic(), llvm::AMDGPULegalizerInfo::legalizeIntrinsic(), optimizeSection(), and llvm::AMDGPUInstructionSelector::select().

◆ getInitialPSInputAddr()

unsigned llvm::AMDGPU::getInitialPSInputAddr ( const Function & F )

Definition at line 2387 of file AMDGPUBaseInfo.cpp.

References F.

Referenced by llvm::SIMachineFunctionInfo::SIMachineFunctionInfo().

◆ getInlineEncodingV216()

std::optional< unsigned > llvm::AMDGPU::getInlineEncodingV216	(	bool	IsFloat,
		uint32_t	Literal )

Definition at line 3015 of file AMDGPUBaseInfo.cpp.

References llvm::Literal, and llvm::Signed.

Referenced by getInlineEncodingV2F16(), getInlineEncodingV2I16(), and isInlinableLiteralV216().

◆ getInlineEncodingV2BF16()

LLVM_READNONE std::optional< unsigned > llvm::AMDGPU::getInlineEncodingV2BF16 ( uint32_t Literal )

Definition at line 3076 of file AMDGPUBaseInfo.cpp.

References llvm::Literal, and llvm::Signed.

Referenced by llvm::SITargetLowering::checkAsmConstraintValA(), and isInlinableLiteralV2BF16().

◆ getInlineEncodingV2F16()

LLVM_READNONE std::optional< unsigned > llvm::AMDGPU::getInlineEncodingV2F16 ( uint32_t Literal )

Definition at line 3104 of file AMDGPUBaseInfo.cpp.

References getInlineEncodingV216(), and llvm::Literal.

Referenced by llvm::SITargetLowering::checkAsmConstraintValA(), and isInlinableLiteralV2F16().

◆ getInlineEncodingV2I16()

LLVM_READNONE std::optional< unsigned > llvm::AMDGPU::getInlineEncodingV2I16 ( uint32_t Literal )

Definition at line 3070 of file AMDGPUBaseInfo.cpp.

References getInlineEncodingV216(), and llvm::Literal.

Referenced by llvm::SITargetLowering::checkAsmConstraintValA(), and isInlinableLiteralV2I16().

◆ getIntegerAttribute()

int llvm::AMDGPU::getIntegerAttribute	(	const Function &	F,
		StringRef	Name,
		int	Default )

Returns: Integer value requested using F's Name attribute.; Default if attribute is not present.; Default and emits error if requested value cannot be converted to integer.

References llvm::Default, DefaultVal, F, and Size.

◆ getIntegerPairAttribute() [1/2]

std::optional< std::pair< unsigned, std::optional< unsigned > > > llvm::AMDGPU::getIntegerPairAttribute	(	const Function &	F,
		StringRef	Name,
		bool	OnlyFirstRequired = false )

Returns: A pair of integer values requested using F's Name attribute in "first[,second]" format ("second" is optional unless OnlyFirstRequired is false).; std::nullopt if attribute is not present.; std::nullopt and emits error if one of the requested values cannot be converted to integer, or OnlyFirstRequired is false and "second" value is not present.

Definition at line 1618 of file AMDGPUBaseInfo.cpp.

References A(), and F.

◆ getIntegerPairAttribute() [2/2]

std::pair< unsigned, unsigned > llvm::AMDGPU::getIntegerPairAttribute	(	const Function &	F,
		StringRef	Name,
		std::pair< unsigned, unsigned >	Default,
		bool	OnlyFirstRequired = false )

Returns: A pair of integer values requested using F's Name attribute in "first[,second]" format ("second" is optional unless OnlyFirstRequired is false).; Default if attribute is not present.; Default and emits error if one of the requested values cannot be converted to integer, or OnlyFirstRequired is false and "second" value is not present.

Definition at line 1609 of file AMDGPUBaseInfo.cpp.

References llvm::Default, F, and getIntegerPairAttribute().

Referenced by llvm::AMDGPUMachineFunction::AMDGPUMachineFunction(), llvm::AMDGPUSubtarget::getFlatWorkGroupSizes(), getIntegerPairAttribute(), llvm::GCNSubtarget::getMaxNumVectorRegs(), llvm::AMDGPUSubtarget::getWavesPerEU(), llvm::AMDGPUSubtarget::getWavesPerEU(), llvm::SIMachineFunctionInfo::mayUseAGPRs(), and llvm::SIMachineFunctionInfo::SIMachineFunctionInfo().

◆ getIntegerVecAttribute() [1/2]

std::optional< SmallVector< unsigned > > llvm::AMDGPU::getIntegerVecAttribute	(	const Function &	F,
		StringRef	Name,
		unsigned	Size )

Similar to the function above, but returns std::nullopt if any error occurs.

Definition at line 1653 of file AMDGPUBaseInfo.cpp.

References A(), assert(), llvm::StringRef::empty(), F, Size, llvm::StringRef::split(), and llvm::utostr().

◆ getIntegerVecAttribute() [2/2]

SmallVector< unsigned > llvm::AMDGPU::getIntegerVecAttribute	(	const Function &	F,
		StringRef	Name,
		unsigned	Size,
		unsigned	DefaultVal )

Returns: Generate a vector of integer values requested using F's Name attribute.; A vector of size Size, with all elements set to DefaultVal, if any error occurs. The corresponding error will also be emitted.

Definition at line 1644 of file AMDGPUBaseInfo.cpp.

References DefaultVal, F, getIntegerVecAttribute(), and Size.

Referenced by llvm::AMDGPU::ClusterDimsAttr::get(), getIntegerVecAttribute(), llvm::AMDGPUSubtarget::getMaxNumWorkGroups(), and processUse().

◆ getInterestingMemoryOperands()

void llvm::AMDGPU::getInterestingMemoryOperands	(	Module &	M,
		Instruction *	I,
		SmallVectorImpl< InterestingMemoryOperand > &	Interesting )

Get all the memory operands from the instruction that needs to be instrumented.

Definition at line 220 of file AMDGPUAsanInstrumentation.cpp.

References llvm::cast(), DL, llvm::dyn_cast(), llvm::SmallVectorImpl< T >::emplace_back(), llvm::VectorType::get(), llvm::Value::getPointerAlignment(), llvm::Value::getType(), I, llvm::isa(), llvm::Align::value(), and llvm::MaybeAlign::valueOrOne().

◆ getIntrinsicID()

Intrinsic::ID llvm::AMDGPU::getIntrinsicID ( const MachineInstr & I )

Return the intrinsic ID for opcodes with the G_AMDGPU_INTRIN_ prefix.

These opcodes have an Intrinsic::ID operand similar to a GIntrinsic. But they are not actual instances of GIntrinsics, so we cannot use GIntrinsic::getIntrinsicID() on them.

Definition at line 25 of file AMDGPUInstrInfo.cpp.

References I.

Referenced by llvm::AMDGPURegisterBankInfo::applyMappingImpl(), llvm::AMDGPURegisterBankInfo::getInstrMapping(), and llvm::AMDGPUInstructionSelector::select().

◆ getIsaVersion()

AMDGPU::IsaVersion llvm::AMDGPU::getIsaVersion ( StringRef GPU )

Definition at line 276 of file TargetParser.cpp.

References GK_GFX1010, GK_GFX1011, GK_GFX1012, GK_GFX1013, GK_GFX1030, GK_GFX1031, GK_GFX1032, GK_GFX1033, GK_GFX1034, GK_GFX1035, GK_GFX1036, GK_GFX10_1_GENERIC, GK_GFX10_3_GENERIC, GK_GFX1100, GK_GFX1101, GK_GFX1102, GK_GFX1103, GK_GFX1150, GK_GFX1151, GK_GFX1152, GK_GFX1153, GK_GFX11_GENERIC, GK_GFX1200, GK_GFX1201, GK_GFX1250, GK_GFX1251, GK_GFX12_GENERIC, GK_GFX600, GK_GFX601, GK_GFX602, GK_GFX700, GK_GFX701, GK_GFX702, GK_GFX703, GK_GFX704, GK_GFX705, GK_GFX801, GK_GFX802, GK_GFX803, GK_GFX805, GK_GFX810, GK_GFX900, GK_GFX902, GK_GFX904, GK_GFX906, GK_GFX908, GK_GFX909, GK_GFX90A, GK_GFX90C, GK_GFX942, GK_GFX950, GK_GFX9_4_GENERIC, GK_GFX9_GENERIC, GK_NONE, and parseArchAMDGCN().

Referenced by llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor(), llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs(), llvm::AMDGPU::MCKernelDescriptor::getDefaultAmdhsaKernelDescriptor(), llvm::AMDGPU::IsaInfo::getMaxNumSGPRs(), llvm::AMDGPU::IsaInfo::getMinNumSGPRs(), getNSAMaxSize(), llvm::AMDGPU::IsaInfo::getNumExtraSGPRs(), llvm::AMDGPU::IsaInfo::getSGPRAllocGranule(), llvm::AMDGPU::IsaInfo::getTotalNumSGPRs(), initDefaultAMDKernelCodeT(), llvm::AMDGPUInstPrinter::printSWaitCnt(), and llvm::AMDGPU::IsaInfo::AMDGPUTargetID::toString().

◆ getKmcntBitMask()

unsigned llvm::AMDGPU::getKmcntBitMask ( const IsaVersion & Version )

Returns: Dscnt bit mask for given isa Version. Returns 0 for versions that do not support KMcnt

Definition at line 1743 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

◆ getLdsDwGranularity()

unsigned llvm::AMDGPU::getLdsDwGranularity ( const MCSubtargetInfo & ST )

Returns: lds block size in terms of dwords. This is used to calculate the lds size encoded for PAL metadata 3.0+ which must be defined in terms of bytes.

Definition at line 3567 of file AMDGPUBaseInfo.cpp.

Referenced by EmitPALMetadataCommon().

◆ getLgkmcntBitMask()

unsigned llvm::AMDGPU::getLgkmcntBitMask ( const IsaVersion & Version )

Returns: Lgkmcnt bit mask for given isa Version.

Definition at line 1735 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by llvm::AMDGPUInstPrinter::printSWaitCnt().

◆ getLitValue()

int64_t llvm::AMDGPU::getLitValue ( const MCExpr * Expr )

Definition at line 712 of file AMDGPUMCExpr.cpp.

References assert(), llvm::cast(), and isLitExpr().

◆ getLoadcntBitMask()

unsigned llvm::AMDGPU::getLoadcntBitMask ( const IsaVersion & Version )

Returns: Loadcnt bit mask for given isa Version. Returns 0 for versions that do not support LOADcnt

Definition at line 1719 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

◆ getMAIIsDGEMM()

LLVM_READONLY bool llvm::AMDGPU::getMAIIsDGEMM ( unsigned Opc )

Returns true if MAI operation is a double precision GEMM.

Definition at line 563 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

Referenced by llvm::SIInstrInfo::isDGEMM().

◆ getMAIIsGFX940XDL()

LLVM_READONLY bool llvm::AMDGPU::getMAIIsGFX940XDL ( unsigned Opc )

Definition at line 568 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

Referenced by llvm::SIInstrInfo::isXDL().

◆ getMaskedMIMGOp()

LLVM_READONLY int llvm::AMDGPU::getMaskedMIMGOp	(	unsigned	Opc,
		unsigned	NewChannels )

Definition at line 315 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPU::MIMGInfo::BaseOpcode, getMIMGInfo(), llvm::AMDGPU::MIMGInfo::MIMGEncoding, Opc, llvm::AMDGPU::MIMGInfo::Opcode, and llvm::AMDGPU::MIMGInfo::VAddrDwords.

◆ getMaxNumUserSGPRs()

unsigned llvm::AMDGPU::getMaxNumUserSGPRs ( const MCSubtargetInfo & STI )

Definition at line 2453 of file AMDGPUBaseInfo.cpp.

References isGFX1250().

Referenced by llvm::GCNUserSGPRUsageInfo::allocKernargPreloadSGPRs(), llvm::GCNSubtarget::getMaxNumUserSGPRs(), and llvm::GCNUserSGPRUsageInfo::getNumFreeUserSGPRs().

◆ getMCOpcode()

LLVM_READONLY int llvm::AMDGPU::getMCOpcode	(	uint16_t	Opcode,
		unsigned	Gen )

Definition at line 796 of file AMDGPUBaseInfo.cpp.

Referenced by llvm::SIInstrInfo::pseudoToMCOpcode().

◆ getMCReg()

MCRegister llvm::AMDGPU::getMCReg	(	MCRegister	Reg,
		const MCSubtargetInfo &	STI )

If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg.

Definition at line 2674 of file AMDGPUBaseInfo.cpp.

References llvm::Triple::getArch(), llvm::MCSubtargetInfo::getTargetTriple(), MAP_REG2REG, llvm::Triple::r600, and Reg.

Referenced by llvm::AMDGPUDisassembler::createRegOperand(), and llvm::AMDGPUMCInstLower::lowerOperand().

◆ getMFMA_F8F6F4_WithFormatArgs()

LLVM_READONLY const MFMA_F8F6F4_Info * llvm::AMDGPU::getMFMA_F8F6F4_WithFormatArgs	(	unsigned	CBSZ,
		unsigned	BLGP,
		unsigned	F8F8Opcode )

Definition at line 594 of file AMDGPUBaseInfo.cpp.

References mfmaScaleF8F6F4FormatToNumRegs().

Referenced by llvm::AMDGPUDisassembler::convertMAIInst().

◆ getMFMAEarlyClobberOp()

LLVM_READONLY int llvm::AMDGPU::getMFMAEarlyClobberOp ( uint16_t Opcode )

Returns: earlyclobber version of a MAC MFMA is exists.

References LLVM_READONLY.

Referenced by llvm::SIInstrInfo::pseudoToMCOpcode().

◆ getMFMASrcCVDstAGPROp()

LLVM_READONLY int llvm::AMDGPU::getMFMASrcCVDstAGPROp ( uint16_t Opcode )

Returns: Version of an MFMA instruction which uses AGPRs for srcC and vdst, given an Opcode of an MFMA which uses VGPRs for srcC/vdst.

References LLVM_READONLY.

◆ getMIMGBaseOpcode()

LLVM_READONLY const MIMGBaseOpcodeInfo * llvm::AMDGPU::getMIMGBaseOpcode ( unsigned Opc )

Definition at line 310 of file AMDGPUBaseInfo.cpp.

References getMIMGBaseOpcodeInfo(), getMIMGInfo(), Info, and Opc.

◆ getMIMGBaseOpcodeInfo()

LLVM_READONLY const MIMGBaseOpcodeInfo * llvm::AMDGPU::getMIMGBaseOpcodeInfo ( unsigned BaseOpcode )

Referenced by llvm::AMDGPUDisassembler::convertMIMGInst(), getMIMGBaseOpcode(), llvm::SITargetLowering::getTgtMemIntrinsic(), llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic(), simplifyAMDGCNImageIntrinsic(), and llvm::SIInstrInfo::verifyInstruction().

◆ getMIMGBiasMappingInfo()

LLVM_READONLY const MIMGBiasMappingInfo * llvm::AMDGPU::getMIMGBiasMappingInfo ( unsigned Bias )

References LLVM_READONLY.

Referenced by simplifyAMDGCNImageIntrinsic().

◆ getMIMGDimInfo()

LLVM_READONLY const MIMGDimInfo * llvm::AMDGPU::getMIMGDimInfo ( unsigned DimEnum )

References LLVM_READONLY.

◆ getMIMGDimInfoByAsmSuffix()

LLVM_READONLY const MIMGDimInfo * llvm::AMDGPU::getMIMGDimInfoByAsmSuffix ( StringRef AsmSuffix )

◆ getMIMGDimInfoByEncoding()

LLVM_READONLY const MIMGDimInfo * llvm::AMDGPU::getMIMGDimInfoByEncoding ( uint8_t DimEnc )

References LLVM_READONLY.

Referenced by llvm::AMDGPUDisassembler::convertMIMGInst(), and llvm::SIInstrInfo::verifyInstruction().

◆ getMIMGG16MappingInfo()

LLVM_READONLY const MIMGG16MappingInfo * llvm::AMDGPU::getMIMGG16MappingInfo ( unsigned G )

References G, LLVM_READONLY, and Opc.

◆ getMIMGInfo()

LLVM_READONLY const MIMGInfo * llvm::AMDGPU::getMIMGInfo ( unsigned Opc )

References LLVM_READONLY, and Opc.

Referenced by llvm::AMDGPUDisassembler::convertMIMGInst(), getMaskedMIMGOp(), getMIMGBaseOpcode(), and llvm::SIInstrInfo::verifyInstruction().

◆ getMIMGLZMappingInfo()

LLVM_READONLY const MIMGLZMappingInfo * llvm::AMDGPU::getMIMGLZMappingInfo ( unsigned L )

Referenced by simplifyAMDGCNImageIntrinsic().

◆ getMIMGMIPMappingInfo()

LLVM_READONLY const MIMGMIPMappingInfo * llvm::AMDGPU::getMIMGMIPMappingInfo ( unsigned MIP )

References LLVM_READONLY.

Referenced by simplifyAMDGCNImageIntrinsic().

◆ getMIMGOffsetMappingInfo()

LLVM_READONLY const MIMGOffsetMappingInfo * llvm::AMDGPU::getMIMGOffsetMappingInfo ( unsigned Offset )

References LLVM_READONLY, and llvm::Offset.

Referenced by simplifyAMDGCNImageIntrinsic().

◆ getMIMGOpcode()

LLVM_READONLY int llvm::AMDGPU::getMIMGOpcode	(	unsigned	BaseOpcode,
		unsigned	MIMGEncoding,
		unsigned	VDataDwords,
		unsigned	VAddrDwords )

Definition at line 303 of file AMDGPUBaseInfo.cpp.

References Info.

Referenced by llvm::AMDGPUDisassembler::convertMIMGInst(), llvm::AMDGPULegalizerInfo::legalizeBVHDualOrBVH8IntersectRayIntrinsic(), and llvm::AMDGPULegalizerInfo::legalizeBVHIntersectRayIntrinsic().

◆ getMinRedzoneSizeForGlobal()

uint64_t llvm::AMDGPU::getMinRedzoneSizeForGlobal ( int AsanScale )

static

Definition at line 24 of file AMDGPUAsanInstrumentation.cpp.

References getRedzoneSizeForScale().

Referenced by getRedzoneSizeForGlobal().

◆ getMTBUFBaseOpcode()

LLVM_READONLY int llvm::AMDGPU::getMTBUFBaseOpcode ( unsigned Opc )

Definition at line 465 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMTBUFElements()

LLVM_READONLY int llvm::AMDGPU::getMTBUFElements ( unsigned Opc )

Definition at line 476 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMTBUFHasSoffset()

LLVM_READONLY bool llvm::AMDGPU::getMTBUFHasSoffset ( unsigned Opc )

Definition at line 491 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMTBUFHasSrsrc()

LLVM_READONLY bool llvm::AMDGPU::getMTBUFHasSrsrc ( unsigned Opc )

Definition at line 486 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMTBUFHasVAddr()

LLVM_READONLY bool llvm::AMDGPU::getMTBUFHasVAddr ( unsigned Opc )

Definition at line 481 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMTBUFOpcode()

LLVM_READONLY int llvm::AMDGPU::getMTBUFOpcode	(	unsigned	BaseOpc,
		unsigned	Elements )

Definition at line 470 of file AMDGPUBaseInfo.cpp.

References Info.

◆ getMUBUFBaseOpcode()

LLVM_READONLY int llvm::AMDGPU::getMUBUFBaseOpcode ( unsigned Opc )

Definition at line 496 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMUBUFElements()

LLVM_READONLY int llvm::AMDGPU::getMUBUFElements ( unsigned Opc )

Definition at line 507 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMUBUFHasSoffset()

LLVM_READONLY bool llvm::AMDGPU::getMUBUFHasSoffset ( unsigned Opc )

Definition at line 522 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMUBUFHasSrsrc()

LLVM_READONLY bool llvm::AMDGPU::getMUBUFHasSrsrc ( unsigned Opc )

Definition at line 517 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMUBUFHasVAddr()

LLVM_READONLY bool llvm::AMDGPU::getMUBUFHasVAddr ( unsigned Opc )

Definition at line 512 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMUBUFIsBufferInv()

LLVM_READONLY bool llvm::AMDGPU::getMUBUFIsBufferInv ( unsigned Opc )

Definition at line 527 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getMUBUFOpcode()

LLVM_READONLY int llvm::AMDGPU::getMUBUFOpcode	(	unsigned	BaseOpc,
		unsigned	Elements )

Definition at line 501 of file AMDGPUBaseInfo.cpp.

References Info.

◆ getMUBUFTfe()

LLVM_READONLY bool llvm::AMDGPU::getMUBUFTfe ( unsigned Opc )

Definition at line 532 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

Referenced by llvm::SITargetLowering::AddMemOpInit().

◆ getMultigridSyncArgImplicitArgPosition()

unsigned llvm::AMDGPU::getMultigridSyncArgImplicitArgPosition ( unsigned COV )

Returns: The offset of the multigrid_sync_arg argument from implicitarg_ptr

Definition at line 245 of file AMDGPUBaseInfo.cpp.

References AMDHSA_COV4, AMDHSA_COV5, AMDHSA_COV6, and llvm::AMDGPU::ImplicitArg::MULTIGRID_SYNC_ARG_OFFSET.

◆ getNameFromOperandTable()

template<size_t N>

StringRef llvm::AMDGPU::getNameFromOperandTable	(	const CustomOperand(&)	Table[N],
		unsigned	Encoding,
		const MCSubtargetInfo &	STI )

static

Map from the encoding of a sendmsg/hwreg asm operand to it's name.

Definition at line 25 of file AMDGPUAsmUtils.cpp.

References llvm::First, and N.

Referenced by llvm::AMDGPU::Hwreg::getHwreg(), llvm::AMDGPU::SendMsg::getMsgName(), and llvm::AMDGPU::SendMsg::getMsgOpName().

◆ getNSAMaxSize()

unsigned llvm::AMDGPU::getNSAMaxSize	(	const MCSubtargetInfo &	STI,
		bool	HasSampler )

Definition at line 2442 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::getCPU(), getIsaVersion(), and llvm::Version.

Referenced by llvm::GCNSubtarget::getNSAMaxSize().

◆ getNumFlatOffsetBits()

unsigned llvm::AMDGPU::getNumFlatOffsetBits ( const MCSubtargetInfo & ST )

For pre-GFX12 FLAT instructions the offset must be positive; MSB is ignored and forced to zero.

Returns: The number of bits available for the signed offset field in flat instructions. Note that some forms of the instruction disallow negative offsets.

Definition at line 3308 of file AMDGPUBaseInfo.cpp.

References isGFX10(), and isGFX12().

Referenced by llvm::SIInstrInfo::isLegalFLATOffset(), and llvm::SIInstrInfo::splitFlatOffset().

◆ getOperandSize() [1/2]

LLVM_READNONE unsigned llvm::AMDGPU::getOperandSize	(	const MCInstrDesc &	Desc,
		unsigned	OpNo )

inline

Definition at line 1676 of file AMDGPUBaseInfo.h.

References getOperandSize().

◆ getOperandSize() [2/2]

LLVM_READNONE unsigned llvm::AMDGPU::getOperandSize ( const MCOperandInfo & OpInfo )

inline

Definition at line 1632 of file AMDGPUBaseInfo.h.

Referenced by getOperandSize().

◆ getRedzoneSizeForGlobal()

uint64_t llvm::AMDGPU::getRedzoneSizeForGlobal	(	int	AsanScale,
		uint64_t	SizeInBytes )

Given SizeInBytes of the Value to be instrunmented, Returns the redzone size corresponding to it.

Definition at line 28 of file AMDGPUAsanInstrumentation.cpp.

References assert(), and getMinRedzoneSizeForGlobal().

◆ getRedzoneSizeForScale()

uint64_t llvm::AMDGPU::getRedzoneSizeForScale ( int AsanScale )

static

Definition at line 18 of file AMDGPUAsanInstrumentation.cpp.

Referenced by getMinRedzoneSizeForGlobal().

◆ getRegBitWidth() [1/3]

unsigned llvm::AMDGPU::getRegBitWidth ( const MCRegisterClass & RC )

Get the size in bits of a register from the register class RC.

Definition at line 2930 of file AMDGPUBaseInfo.cpp.

References llvm::MCRegisterClass::getID(), and getRegBitWidth().

◆ getRegBitWidth() [2/3]

unsigned llvm::AMDGPU::getRegBitWidth ( const TargetRegisterClass & RC )

Get the size in bits of a register from the register class RC.

Definition at line 3301 of file SIRegisterInfo.cpp.

References llvm::TargetRegisterClass::getID(), and getRegBitWidth().

Referenced by llvm::SIRegisterInfo::buildSpillLoadStore(), llvm::SIInstrInfo::canInsertSelect(), getRegBitWidth(), getRegBitWidth(), and llvm::SIRegisterInfo::getRegSplitParts().

◆ getRegBitWidth() [3/3]

unsigned llvm::AMDGPU::getRegBitWidth ( unsigned RCID )

Get the size in bits of a register from the register class RC.

Definition at line 2772 of file AMDGPUBaseInfo.cpp.

References llvm_unreachable.

◆ getSamplecntBitMask()

unsigned llvm::AMDGPU::getSamplecntBitMask ( const IsaVersion & Version )

Returns: Samplecnt bit mask for given isa Version. Returns 0 for versions that do not support SAMPLEcnt

Definition at line 1723 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

◆ getSDWAOp()

LLVM_READONLY int llvm::AMDGPU::getSDWAOp ( uint16_t Opcode )

References LLVM_READONLY.

◆ getShiftMask()

std::pair< unsigned, unsigned > llvm::AMDGPU::getShiftMask ( unsigned Value )

constexpr

Deduce the least significant bit aligned shift and mask values for a binary Complement Value (as they're defined in SIDefines.h as C_*) as a returned pair<shift, mask>.

That is to say Value == ~(mask << shift)

For example, given C_00B848_FWD_PROGRESS (i.e., 0x7FFFFFFF) from SIDefines.h, this will return the pair as (31,1).

Definition at line 27 of file SIDefinesUtils.h.

◆ getSMEMIsBuffer()

LLVM_READONLY bool llvm::AMDGPU::getSMEMIsBuffer ( unsigned Opc )

Definition at line 537 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

Referenced by llvm::AMDGPUDisassembler::isBufferInstruction(), and supportsScaleOffset().

◆ getSMRDEncodedLiteralOffset32()

std::optional< int64_t > llvm::AMDGPU::getSMRDEncodedLiteralOffset32	(	const MCSubtargetInfo &	ST,
		int64_t	ByteOffset )

Returns: The encoding that can be used for a 32-bit literal offset in an SMRD instruction. This is only useful on CI.s

Definition at line 3298 of file AMDGPUBaseInfo.cpp.

References convertSMRDOffsetUnits(), isCI(), isDwordAligned(), and llvm::isUInt().

◆ getSMRDEncodedOffset()

std::optional< int64_t > llvm::AMDGPU::getSMRDEncodedOffset	(	const MCSubtargetInfo &	ST,
		int64_t	ByteOffset,
		bool	IsBuffer,
		bool	HasSOffset = false )

Returns: The encoding that will be used for ByteOffset in the SMRD offset field, or std::nullopt if it won't fit. On GFX9 and GFX10 S_LOAD instructions have a signed offset, on other subtargets it is unsigned. S_BUFFER has an unsigned offset for all subtargets.

Definition at line 3269 of file AMDGPUBaseInfo.cpp.

References assert(), convertSMRDOffsetUnits(), hasSMEMByteOffset(), hasSMRDSignedImmOffset(), isDwordAligned(), isGFX12Plus(), llvm::isInt(), and isLegalSMRDEncodedUnsignedOffset().

◆ getSOPKOp()

LLVM_READONLY int llvm::AMDGPU::getSOPKOp ( uint16_t Opcode )

References LLVM_READONLY.

◆ getSOPPWithRelaxation()

LLVM_READONLY int llvm::AMDGPU::getSOPPWithRelaxation ( uint16_t Opcode )

◆ getSpecifier()

AMDGPUMCExpr::Specifier llvm::AMDGPU::getSpecifier ( const MCSymbolRefExpr * SRE )

inlinestatic

Definition at line 131 of file AMDGPUMCExpr.h.

References llvm::MCSymbolRefExpr::getKind().

Referenced by needsPCRel().

◆ getStorecntBitMask()

unsigned llvm::AMDGPU::getStorecntBitMask ( const IsaVersion & Version )

Returns: STOREcnt or VScnt bit mask for given isa Version. returns 0 for versions that do not support STOREcnt or VScnt. STOREcnt and VScnt are the same counter, the name used depends on the ISA version.

Definition at line 1751 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

◆ getTargetExtType()

TargetExtType * llvm::AMDGPU::getTargetExtType ( const GlobalVariable & GV )

static

Definition at line 42 of file AMDGPUMemoryUtils.cpp.

References llvm::dyn_cast(), and llvm::GlobalValue::getValueType().

Referenced by isNamedBarrier().

◆ getTemporalHintType()

LLVM_READONLY unsigned llvm::AMDGPU::getTemporalHintType ( const MCInstrDesc TID )

Definition at line 751 of file AMDGPUBaseInfo.cpp.

References llvm::MCInstrDesc::getOpcode(), isAsyncStore(), llvm::SIInstrFlags::IsAtomicNoRet, llvm::SIInstrFlags::IsAtomicRet, isTensorStore(), llvm::MCInstrDesc::mayLoad(), llvm::MCInstrDesc::mayStore(), Opc, llvm::AMDGPU::CPol::TH_TYPE_ATOMIC, llvm::AMDGPU::CPol::TH_TYPE_LOAD, llvm::AMDGPU::CPol::TH_TYPE_STORE, and llvm::MCInstrDesc::TSFlags.

◆ getTotalNumVGPRs()

int llvm::AMDGPU::getTotalNumVGPRs	(	bool	has90AInsts,
		int32_t	ArgNumAGPR,
		int32_t	ArgNumVGPR )

Definition at line 2593 of file AMDGPUBaseInfo.cpp.

References llvm::alignTo().

◆ getTransitiveUsesOfLDS()

LDSUsesInfoTy llvm::AMDGPU::getTransitiveUsesOfLDS	(	const CallGraph &	CG,
		Module &	M )

Definition at line 142 of file AMDGPUMemoryUtils.cpp.

References assert(), llvm::detail::DenseSetImpl< ValueT, MapTy, ValueInfoT >::contains(), llvm::SmallVectorTemplateCommon< T, typename >::empty(), F, getUsesOfLDSByFunction(), llvm::detail::DenseSetImpl< ValueT, MapTy, ValueInfoT >::insert(), llvm::SmallPtrSetImpl< PtrType >::insert(), isDynamicLDS(), isKernelLDS(), isNamedBarrier(), llvm::SmallVectorImpl< T >::pop_back_val(), llvm::SmallVectorTemplateBase< T, bool >::push_back(), llvm::reportFatalUsageError(), and llvm::set_union().

◆ getUsesOfLDSByFunction()

void llvm::AMDGPU::getUsesOfLDSByFunction	(	const CallGraph &	CG,
		Module &	M,
		FunctionVariableMap &	kernels,
		FunctionVariableMap &	Functions )

Definition at line 118 of file AMDGPUMemoryUtils.cpp.

References llvm::dyn_cast(), F, I, isKernelLDS(), isLDSVariableToLower(), and llvm::Value::users().

Referenced by getTransitiveUsesOfLDS().

◆ getVCMPXNoSDstOp()

LLVM_READONLY int llvm::AMDGPU::getVCMPXNoSDstOp ( uint16_t Opcode )

References LLVM_READONLY.

◆ getVCMPXOpFromVCMP()

LLVM_READONLY int llvm::AMDGPU::getVCMPXOpFromVCMP ( uint16_t Opcode )

Returns: v_cmpx version of a v_cmp instruction.

◆ getVGPREncodingMSBs()

unsigned llvm::AMDGPU::getVGPREncodingMSBs	(	MCRegister	Reg,
		const MCRegisterInfo &	MRI )

Returns: the MODE bits which have to be set by the S_SET_VGPR_MSB for the physical register Reg.

Definition at line 3386 of file AMDGPUBaseInfo.cpp.

References MRI, Reg, and llvm::AMDGPU::HWEncoding::REG_IDX_MASK.

Referenced by llvm::AMDGPU::VOPD::InstInfo::getInvalidCompOperandIndex().

◆ getVGPRLoweringOperandTables()

std::pair< const AMDGPU::OpName *, const AMDGPU::OpName * > llvm::AMDGPU::getVGPRLoweringOperandTables ( const MCInstrDesc & Desc )

◆ getVGPRPhysRegClass()

const MCRegisterClass * llvm::AMDGPU::getVGPRPhysRegClass	(	MCRegister	Reg,
		const MCRegisterInfo &	MRI )

Returns: a register class for the physical register Reg if it is a VGPR or nullptr otherwise.

Definition at line 3365 of file AMDGPUBaseInfo.cpp.

References llvm::MCRegisterClass::contains(), MRI, and Reg.

Referenced by getRegForPrinting(), and getVGPRWithMSBs().

◆ getVGPRWithMSBs()

MCRegister llvm::AMDGPU::getVGPRWithMSBs	(	MCRegister	Reg,
		unsigned	MSBs,
		const MCRegisterInfo &	MRI )

If Reg is a low VGPR return a corresponding high VGPR with MSBs set.

Definition at line 3392 of file AMDGPUBaseInfo.cpp.

References llvm::MCRegisterClass::getID(), llvm::MCRegisterClass::getRegister(), getVGPRPhysRegClass(), llvm::AMDGPU::HWEncoding::IS_HI16, MRI, Reg, and llvm::AMDGPU::HWEncoding::REG_IDX_MASK.

Referenced by getRegFromMIA().

◆ getVmcntBitMask()

unsigned llvm::AMDGPU::getVmcntBitMask ( const IsaVersion & Version )

Returns: Vmcnt bit mask for given isa Version.

Definition at line 1713 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by llvm::AMDGPUInstPrinter::printSWaitCnt().

◆ getVOP1IsSingle()

LLVM_READONLY bool llvm::AMDGPU::getVOP1IsSingle ( unsigned Opc )

Definition at line 542 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getVOP2IsSingle()

LLVM_READONLY bool llvm::AMDGPU::getVOP2IsSingle ( unsigned Opc )

Definition at line 547 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getVOP3IsSingle()

LLVM_READONLY bool llvm::AMDGPU::getVOP3IsSingle ( unsigned Opc )

Definition at line 552 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ getVOPDComponents()

LLVM_READONLY std::pair< unsigned, unsigned > llvm::AMDGPU::getVOPDComponents ( unsigned VOPDOpcode )

Definition at line 824 of file AMDGPUBaseInfo.cpp.

References assert(), and Info.

Referenced by getVOPDInstInfo().

◆ getVOPDEncodingFamily()

LLVM_READONLY unsigned llvm::AMDGPU::getVOPDEncodingFamily ( const MCSubtargetInfo & ST )

Returns: SIEncodingFamily used for VOPD encoding on a ST.

Definition at line 625 of file AMDGPUBaseInfo.cpp.

References llvm::SIEncodingFamily::GFX11, llvm::SIEncodingFamily::GFX12, llvm::SIEncodingFamily::GFX1250, and llvm_unreachable.

Referenced by shouldScheduleVOPDAdjacent().

◆ getVOPDFull()

LLVM_READONLY int llvm::AMDGPU::getVOPDFull	(	unsigned	OpX,
		unsigned	OpY,
		unsigned	EncodingFamily,
		bool	VOPD3 )

Definition at line 815 of file AMDGPUBaseInfo.cpp.

References getBitOp2(), and Info.

Referenced by getCanBeVOPD().

◆ getVOPDInstInfo() [1/2]

LLVM_READONLY VOPD::InstInfo llvm::AMDGPU::getVOPDInstInfo	(	const MCInstrDesc &	OpX,
		const MCInstrDesc &	OpY )

Definition at line 994 of file AMDGPUBaseInfo.cpp.

Referenced by llvm::checkVOPDRegConstraints().

◆ getVOPDInstInfo() [2/2]

LLVM_READONLY VOPD::InstInfo llvm::AMDGPU::getVOPDInstInfo	(	unsigned	VOPDOpcode,
		const MCInstrInfo *	InstrInfo )

Definition at line 998 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPU::VOPD::COMPONENT_X, getVOPDComponents(), and llvm::SIInstrFlags::VOPD3.

◆ getVOPDOpcode()

LLVM_READONLY unsigned llvm::AMDGPU::getVOPDOpcode	(	unsigned	Opc,
		bool	VOPD3 )

Definition at line 653 of file AMDGPUBaseInfo.cpp.

References getBitOp2(), Info, and Opc.

Referenced by getCanBeVOPD().

◆ getVOPe32()

LLVM_READONLY int llvm::AMDGPU::getVOPe32 ( uint16_t Opcode )

References LLVM_READONLY.

Referenced by llvm::SIInstrInfo::hasVALU32BitEncoding().

◆ getVOPe64()

LLVM_READONLY int llvm::AMDGPU::getVOPe64 ( uint16_t Opcode )

References LLVM_READONLY.

Referenced by llvm::SITargetLowering::EmitInstrWithCustomInserter().

◆ getWaitcntBitMask()

unsigned llvm::AMDGPU::getWaitcntBitMask ( const IsaVersion & Version )

Returns: Waitcnt bit mask for given isa Version.

Definition at line 1755 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

Referenced by encodeWaitcnt().

◆ getWMMA_F8F6F4_WithFormatArgs()

LLVM_READONLY const MFMA_F8F6F4_Info * llvm::AMDGPU::getWMMA_F8F6F4_WithFormatArgs	(	unsigned	FmtA,
		unsigned	FmtB,
		unsigned	F8F8Opcode )

Definition at line 617 of file AMDGPUBaseInfo.cpp.

References wmmaScaleF8F6F4FormatToNumRegs().

Referenced by llvm::AMDGPUDisassembler::convertWMMAInst().

◆ getWMMAIsXDL()

LLVM_READONLY bool llvm::AMDGPU::getWMMAIsXDL ( unsigned Opc )

Definition at line 573 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

Referenced by llvm::SIInstrInfo::isXDLWMMA().

◆ getXcntBitMask()

unsigned llvm::AMDGPU::getXcntBitMask ( const IsaVersion & Version )

Returns: Xcnt bit mask for given isa Version. Returns 0 for versions that do not support Xcnt.

Definition at line 1747 of file AMDGPUBaseInfo.cpp.

References llvm::Version.

◆ hasA16()

bool llvm::AMDGPU::hasA16 ( const MCSubtargetInfo & STI )

Definition at line 2425 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

◆ hasAny64BitVGPROperands() [1/2]

bool llvm::AMDGPU::hasAny64BitVGPROperands	(	const MCInstrDesc &	OpDesc,
		const MCInstrInfo &	MII,
		const MCSubtargetInfo &	ST )

Definition at line 3518 of file AMDGPUBaseInfo.cpp.

References llvm::MCInstrDesc::getOpcode(), llvm::MCInstrInfo::getOpRegClassID(), llvm::MCSubtargetInfo::HwMode_RegInfo, and llvm::MCInstrDesc::operands().

Referenced by isDPALU_DPP().

◆ hasAny64BitVGPROperands() [2/2]

bool llvm::AMDGPU::hasAny64BitVGPROperands	(	const MCInstrDesc &	OpDesc,
		const MCSubtargetInfo &	ST )

Returns: true if an instruction may have a 64-bit VGPR operand.

References MRI, Opc, and Reg.

◆ hasArchitectedFlatScratch()

bool llvm::AMDGPU::hasArchitectedFlatScratch ( const MCSubtargetInfo & STI )

Definition at line 2573 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor().

◆ hasDPPSrc1SGPR()

bool llvm::AMDGPU::hasDPPSrc1SGPR ( const MCSubtargetInfo & STI )

Definition at line 2585 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

◆ hasDynamicVGPR()

bool llvm::AMDGPU::hasDynamicVGPR ( const Function & F )

References F, and LLVM_READNONE.

◆ hasG16()

bool llvm::AMDGPU::hasG16 ( const MCSubtargetInfo & STI )

Definition at line 2429 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPUDisassembler::convertMIMGInst().

◆ hasGDS()

bool llvm::AMDGPU::hasGDS ( const MCSubtargetInfo & STI )

Definition at line 2438 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPUDisassembler::getInstruction().

◆ hasGFX10_3Insts()

bool llvm::AMDGPU::hasGFX10_3Insts ( const MCSubtargetInfo & STI )

Definition at line 2557 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPU::IsaInfo::getMaxWavesPerEU(), and llvm::AMDGPU::IsaInfo::getVGPRAllocGranule().

◆ hasKernargPreload()

unsigned llvm::AMDGPU::hasKernargPreload ( const MCSubtargetInfo & STI )

Definition at line 2589 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor(), and llvm::AMDGPUDisassembler::hasKernargPreload().

◆ hasMAIInsts()

bool llvm::AMDGPU::hasMAIInsts ( const MCSubtargetInfo & STI )

Definition at line 2577 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

◆ hasMIMG_R128()

bool llvm::AMDGPU::hasMIMG_R128 ( const MCSubtargetInfo & STI )

Definition at line 2420 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

◆ hasNamedOperand()

LLVM_READONLY bool llvm::AMDGPU::hasNamedOperand	(	uint64_t	Opcode,
		OpName	NamedIdx )

inline

Definition at line 414 of file AMDGPUBaseInfo.h.

◆ hasPackedD16()

bool llvm::AMDGPU::hasPackedD16 ( const MCSubtargetInfo & STI )

Definition at line 2433 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature(), isCI(), and isSI().

Referenced by llvm::AMDGPUDisassembler::convertMIMGInst().

◆ hasSMEMByteOffset()

bool llvm::AMDGPU::hasSMEMByteOffset ( const MCSubtargetInfo & ST )

static

Definition at line 3232 of file AMDGPUBaseInfo.cpp.

References isGCN3Encoding(), and isGFX10Plus().

Referenced by convertSMRDOffsetUnits(), getSMRDEncodedOffset(), and isLegalSMRDEncodedUnsignedOffset().

◆ hasSMRDSignedImmOffset()

bool llvm::AMDGPU::hasSMRDSignedImmOffset ( const MCSubtargetInfo & ST )

Returns: true if the target supports signed immediate offset for SMRD instructions.

Definition at line 193 of file AMDGPUBaseInfo.cpp.

References isGFX9Plus().

Referenced by getSMRDEncodedOffset(), and isLegalSMRDEncodedSignedOffset().

◆ hasSRAMECC()

bool llvm::AMDGPU::hasSRAMECC ( const MCSubtargetInfo & STI )

Definition at line 2416 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

◆ hasValueInRangeLikeMetadata()

bool llvm::AMDGPU::hasValueInRangeLikeMetadata	(	const MDNode &	MD,
		int64_t	Val )

Checks if Val is inside MD, a !range-like metadata.

Definition at line 1690 of file AMDGPUBaseInfo.cpp.

References assert(), E(), llvm::mdconst::extract(), llvm::MDNode::getNumOperands(), llvm::MDNode::getOperand(), High, I, and llvm::Low.

Referenced by flatInstrMayAccessPrivate().

◆ hasVOPD()

bool llvm::AMDGPU::hasVOPD ( const MCSubtargetInfo & STI )

Definition at line 2581 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPUDisassembler::decodeMandatoryLiteralConstant().

◆ hasXNACK()

bool llvm::AMDGPU::hasXNACK ( const MCSubtargetInfo & STI )

Definition at line 2412 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

◆ initDefaultAMDKernelCodeT()

void llvm::AMDGPU::initDefaultAMDKernelCodeT	(	AMDGPUMCKernelCodeT &	KernelCode,
		const MCSubtargetInfo *	STI )

Definition at line 1517 of file AMDGPUBaseInfo.cpp.

Referenced by llvm::AMDGPU::AMDGPUMCKernelCodeT::initDefault().

◆ instrumentAddress()

void llvm::AMDGPU::instrumentAddress	(	Module &	M,
		IRBuilder<> &	IRB,
		Instruction *	OrigIns,
		Instruction *	InsertBefore,
		Value *	Addr,
		Align	Alignment,
		TypeSize	TypeStoreSize,
		bool	IsWrite,
		Value *	SizeArgument,
		bool	UseCalls,
		bool	Recover,
		int	Scale,
		int	Offset )

Instrument the memory operand Addr.

Generates report blocks that catch the addressing errors.

Definition at line 183 of file AMDGPUAsanInstrumentation.cpp.

References llvm::IRBuilderBase::CreateAdd(), llvm::IRBuilderBase::CreateIntToPtr(), llvm::IRBuilderBase::CreateLShr(), llvm::IRBuilderBase::CreatePtrToInt(), llvm::IRBuilderBase::CreateTypeSize(), llvm::details::FixedOrScalableQuantity< LeafTy, ValueTy >::getFixedValue(), llvm::Value::getType(), instrumentAddressImpl(), llvm::details::FixedOrScalableQuantity< LeafTy, ValueTy >::isScalable(), llvm::IRBuilderBase::SetInsertPoint(), Size, and llvm::Align::value().

◆ instrumentAddressImpl()

void llvm::AMDGPU::instrumentAddressImpl	(	Module &	M,
		IRBuilder<> &	IRB,
		Instruction *	OrigIns,
		Instruction *	InsertBefore,
		Value *	Addr,
		Align	Alignment,
		uint32_t	TypeStoreSize,
		bool	IsWrite,
		Value *	SizeArgument,
		bool	UseCalls,
		bool	Recover,
		int	AsanScale,
		int	AsanOffset )

static

◆ isAnyPtr()

bool llvm::AMDGPU::isAnyPtr	(	LLT	Ty,
		unsigned	Width )

Returns: true if Ty is a pointer type with size Width.

Definition at line 29 of file AMDGPURegBankLegalizeRules.cpp.

Referenced by LLTToBId(), and matchUniformityAndLLT().

◆ isArgPassedInSGPR() [1/2]

bool llvm::AMDGPU::isArgPassedInSGPR ( const Argument * A )

◆ isArgPassedInSGPR() [2/2]

bool llvm::AMDGPU::isArgPassedInSGPR	(	const CallBase *	CB,
		unsigned	ArgNo )

Definition at line 3206 of file AMDGPUBaseInfo.cpp.

References llvm::CallingConv::AMDGPU_CS, llvm::CallingConv::AMDGPU_CS_Chain, llvm::CallingConv::AMDGPU_CS_ChainPreserve, llvm::CallingConv::AMDGPU_ES, llvm::CallingConv::AMDGPU_Gfx, llvm::CallingConv::AMDGPU_GS, llvm::CallingConv::AMDGPU_HS, llvm::CallingConv::AMDGPU_KERNEL, llvm::CallingConv::AMDGPU_LS, llvm::CallingConv::AMDGPU_PS, llvm::CallingConv::AMDGPU_VS, llvm::CallBase::getCallingConv(), llvm::CallBase::paramHasAttr(), and llvm::CallingConv::SPIR_KERNEL.

◆ isAsyncStore()

LLVM_READONLY bool llvm::AMDGPU::isAsyncStore ( unsigned Opc )

Definition at line 735 of file AMDGPUBaseInfo.cpp.

References Opc.

Referenced by getTemporalHintType().

◆ isChainCC()

LLVM_READNONE constexpr bool llvm::AMDGPU::isChainCC ( CallingConv::ID CC )

constexpr

Definition at line 1480 of file AMDGPUBaseInfo.h.

References llvm::CallingConv::AMDGPU_CS_Chain, and llvm::CallingConv::AMDGPU_CS_ChainPreserve.

Referenced by getCallOpcode(), llvm::AMDGPUCallLowering::handleImplicitCallArguments(), llvm::SITargetLowering::isEligibleForTailCallOptimization(), isModuleEntryFunctionCC(), llvm::SITargetLowering::LowerCall(), llvm::AMDGPUCallLowering::lowerTailCall(), and llvm::SIMachineFunctionInfo::SIMachineFunctionInfo().

◆ isCI()

bool llvm::AMDGPU::isCI ( const MCSubtargetInfo & STI )

Definition at line 2463 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable(), getSMRDEncodedLiteralOffset32(), hasPackedD16(), and isNotGFX10Plus().

◆ isClobberedInFunction()

bool llvm::AMDGPU::isClobberedInFunction	(	const LoadInst *	Load,
		MemorySSA *	MSSA,
		AAResults *	AA )

Check is a Load is clobbered in its function.

Definition at line 401 of file AMDGPUMemoryUtils.cpp.

References llvm::cast(), llvm::dbgs(), llvm::dyn_cast(), llvm::SmallVectorTemplateCommon< T, typename >::empty(), llvm::MemoryLocation::get(), llvm::MemorySSAWalker::getClobberingMemoryAccess(), llvm::MemorySSA::getWalker(), llvm::SmallPtrSetImpl< PtrType >::insert(), llvm::MemorySSA::isLiveOnEntryDef(), isReallyAClobber(), LLVM_DEBUG, llvm::SmallVectorImpl< T >::pop_back_val(), and llvm::SmallVectorTemplateBase< T, bool >::push_back().

◆ isCompute()

LLVM_READNONE constexpr bool llvm::AMDGPU::isCompute ( CallingConv::ID CC )

constexpr

Definition at line 1457 of file AMDGPUBaseInfo.h.

References llvm::CallingConv::AMDGPU_CS, and isGraphics().

Referenced by EmitPALMetadataCommon(), llvm::SIProgramInfo::getPGMRSrc1(), llvm::SIProgramInfo::getPGMRSrc2(), llvm::AMDGPULegalizerInfo::loadInputValue(), llvm::SIFrameLowering::mayReserveScratchForCWSR(), llvm::R600InstrInfo::usesTextureCache(), and llvm::R600InstrInfo::usesVertexCache().

◆ isConstantAddressSpace()

bool llvm::AMDGPU::isConstantAddressSpace ( unsigned AS )

inline

Definition at line 97 of file AMDGPUAddrSpace.h.

◆ isCvt_F32_Fp8_Bf8_e64()

LLVM_READNONE bool llvm::AMDGPU::isCvt_F32_Fp8_Bf8_e64 ( unsigned Opc )

Definition at line 702 of file AMDGPUBaseInfo.cpp.

References Opc.

◆ isDPALU_DPP()

bool llvm::AMDGPU::isDPALU_DPP	(	const MCInstrDesc &	OpDesc,
		const MCInstrInfo &	MII,
		const MCSubtargetInfo &	ST )

Returns: true if an instruction is a DP ALU DPP.

Definition at line 3556 of file AMDGPUBaseInfo.cpp.

References llvm::MCInstrDesc::getOpcode(), hasAny64BitVGPROperands(), and isDPALU_DPP32BitOpc().

Referenced by llvm::SIInstrInfo::verifyInstruction().

◆ isDPALU_DPP32BitOpc()

bool llvm::AMDGPU::isDPALU_DPP32BitOpc ( unsigned Opc )

Returns: true if an instruction is a DP ALU DPP without any 64-bit operands.

Definition at line 3536 of file AMDGPUBaseInfo.cpp.

References Opc.

Referenced by isDPALU_DPP().

◆ isDPMACCInstruction()

bool llvm::AMDGPU::isDPMACCInstruction ( unsigned Opc )

References LLVM_READONLY, and Opc.

◆ isDwordAligned()

bool llvm::AMDGPU::isDwordAligned ( uint64_t ByteOffset )

static

Definition at line 3256 of file AMDGPUBaseInfo.cpp.

Referenced by convertSMRDOffsetUnits(), getSMRDEncodedLiteralOffset32(), and getSMRDEncodedOffset().

◆ isDynamicLDS()

bool llvm::AMDGPU::isDynamicLDS ( const GlobalVariable & GV )

Definition at line 67 of file AMDGPUMemoryUtils.cpp.

References DL, llvm::GlobalValue::getParent(), llvm::Type::getPointerAddressSpace(), llvm::GlobalValue::getType(), llvm::GlobalValue::getValueType(), and llvm::AMDGPUAS::LOCAL_ADDRESS.

Referenced by getTransitiveUsesOfLDS(), and isLDSVariableToLower().

◆ isEntryFunctionCC()

LLVM_READNONE constexpr bool llvm::AMDGPU::isEntryFunctionCC ( CallingConv::ID CC )

constexpr

◆ isExtendedGlobalAddrSpace()

bool llvm::AMDGPU::isExtendedGlobalAddrSpace ( unsigned AS )

inline

Definition at line 91 of file AMDGPUAddrSpace.h.

References llvm::AMDGPUAS::CONSTANT_ADDRESS, llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT, llvm::AMDGPUAS::GLOBAL_ADDRESS, and llvm::AMDGPUAS::MAX_AMDGPU_ADDRESS.

Referenced by llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl(), llvm::AMDGPURegisterBankInfo::applyMappingLoad(), llvm::GCNTTIImpl::rewriteIntrinsicWithAddressSpace(), and llvm::SITargetLowering::shouldExpandAtomicRMWInIR().

◆ isFlatGlobalAddrSpace()

bool llvm::AMDGPU::isFlatGlobalAddrSpace ( unsigned AS )

inline

Definition at line 86 of file AMDGPUAddrSpace.h.

References llvm::AMDGPUAS::CONSTANT_ADDRESS, llvm::AMDGPUAS::FLAT_ADDRESS, llvm::AMDGPUAS::GLOBAL_ADDRESS, and llvm::AMDGPUAS::MAX_AMDGPU_ADDRESS.

Referenced by llvm::AMDGPURegisterBankInfo::applyMappingImpl(), llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad(), llvm::AMDGPURegisterBankInfo::getValueMappingForPtr(), llvm::AMDGPUTargetMachine::isNoopAddrSpaceCast(), llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg(), llvm::SITargetLowering::shouldExpandAtomicRMWInIR(), and llvm::GCNTTIImpl::shouldPrefetchAddressSpace().

◆ isGCN3Encoding()

bool llvm::AMDGPU::isGCN3Encoding ( const MCSubtargetInfo & STI )

Definition at line 2545 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by hasSMEMByteOffset().

◆ isGenericAtomic()

LLVM_READNONE bool llvm::AMDGPU::isGenericAtomic ( unsigned Opc )

Definition at line 715 of file AMDGPUBaseInfo.cpp.

References Opc.

Referenced by llvm::SIInstrInfo::getGenericInstructionUniformity().

◆ isGFX10()

bool llvm::AMDGPU::isGFX10 ( const MCSubtargetInfo & STI )

Definition at line 2497 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by getGcnBufferFormatInfo(), getGcnBufferFormatInfo(), getNumFlatOffsetBits(), llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName(), llvm::AMDGPUDisassembler::isGFX10(), isGFX10_GFX11(), isGFX10Before1030(), isGFX10Plus(), isGFX8_GFX9_GFX10(), isGFX9_GFX10(), isGFX9_GFX10_GFX11(), and llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat().

◆ isGFX10_3_GFX11()

bool llvm::AMDGPU::isGFX10_3_GFX11 ( const MCSubtargetInfo & STI )

Definition at line 2561 of file AMDGPUBaseInfo.cpp.

References isGFX10_BEncoding(), and isGFX12Plus().

◆ isGFX10_AEncoding()

bool llvm::AMDGPU::isGFX10_AEncoding ( const MCSubtargetInfo & STI )

Definition at line 2549 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

◆ isGFX10_BEncoding()

bool llvm::AMDGPU::isGFX10_BEncoding ( const MCSubtargetInfo & STI )

Definition at line 2553 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by isGFX10_3_GFX11(), and isGFX10Before1030().

◆ isGFX10_GFX11()

bool llvm::AMDGPU::isGFX10_GFX11 ( const MCSubtargetInfo & STI )

Definition at line 2501 of file AMDGPUBaseInfo.cpp.

References isGFX10(), and isGFX11().

◆ isGFX10Before1030()

bool llvm::AMDGPU::isGFX10Before1030 ( const MCSubtargetInfo & STI )

Definition at line 2541 of file AMDGPUBaseInfo.cpp.

References isGFX10(), and isGFX10_BEncoding().

◆ isGFX10Plus()

bool llvm::AMDGPU::isGFX10Plus ( const MCSubtargetInfo & STI )

◆ isGFX11()

bool llvm::AMDGPU::isGFX11 ( const MCSubtargetInfo & STI )

Definition at line 2509 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by isGFX10_GFX11(), isGFX11Plus(), isGFX9_GFX10_GFX11(), and llvm::AMDGPULegalizerInfo::legalizeBVHIntersectRayIntrinsic().

◆ isGFX11Plus()

bool llvm::AMDGPU::isGFX11Plus ( const MCSubtargetInfo & STI )

◆ isGFX12()

bool llvm::AMDGPU::isGFX12 ( const MCSubtargetInfo & STI )

Definition at line 2517 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::getFeatureBits().

Referenced by getNumFlatOffsetBits(), isGFX12Plus(), and isLegalDPALU_DPPControl().

◆ isGFX1250()

bool llvm::AMDGPU::isGFX1250 ( const MCSubtargetInfo & STI )

Definition at line 2525 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::getFeatureBits().

Referenced by llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor(), llvm::AMDGPU::IsaInfo::getEUsPerCU(), getMaxNumUserSGPRs(), llvm::AMDGPUDisassembler::isGFX1250(), llvm::SIInstrInfo::isXDLWMMA(), llvm::AMDGPUAsmPrinter::runOnMachineFunction(), llvm::AMDGPULegalizerInfo::splitBufferOffsets(), supportsWave32(), and supportsWGP().

◆ isGFX12Plus()

bool llvm::AMDGPU::isGFX12Plus ( const MCSubtargetInfo & STI )

Definition at line 2521 of file AMDGPUBaseInfo.cpp.

References isGFX12().

Referenced by llvm::SIInstrInfo::allowNegativeFlatOffset(), getSMRDEncodedOffset(), isGFX10_3_GFX11(), isGFX11Plus(), llvm::AMDGPUDisassembler::isGFX12Plus(), llvm::SIInstrInfo::isLegalRegOperand(), isLegalSMRDEncodedSignedOffset(), isLegalSMRDEncodedUnsignedOffset(), isNotGFX12Plus(), llvm::SIInstrInfo::isXDL(), llvm::AMDGPULegalizerInfo::legalizeBVHIntersectRayIntrinsic(), llvm::SIInstrInfo::legalizeOperandsVOP3(), llvm::AMDGPU::AMDGPUMCKernelCodeT::validate(), and llvm::SIInstrInfo::verifyInstruction().

◆ isGFX8_GFX9_GFX10()

bool llvm::AMDGPU::isGFX8_GFX9_GFX10 ( const MCSubtargetInfo & STI )

Definition at line 2483 of file AMDGPUBaseInfo.cpp.

References isGFX10(), isGFX9(), and isVI().

◆ isGFX8Plus()

bool llvm::AMDGPU::isGFX8Plus ( const MCSubtargetInfo & STI )

Definition at line 2487 of file AMDGPUBaseInfo.cpp.

References isGFX9Plus(), and isVI().

◆ isGFX9()

bool llvm::AMDGPU::isGFX9 ( const MCSubtargetInfo & STI )

Definition at line 2471 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable(), isGFX8_GFX9_GFX10(), llvm::AMDGPUDisassembler::isGFX9(), isGFX9_GFX10(), isGFX9_GFX10_GFX11(), isGFX9Plus(), and isNotGFX10Plus().

◆ isGFX90A()

bool llvm::AMDGPU::isGFX90A ( const MCSubtargetInfo & STI )

Definition at line 2565 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPUAsmPrinter::doFinalization(), llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor(), llvm::AMDGPUTargetAsmStreamer::EmitCodeEnd(), llvm::AMDGPUTargetELFStreamer::EmitCodeEnd(), llvm::AMDGPU::MCKernelDescriptor::getDefaultAmdhsaKernelDescriptor(), llvm::AMDGPU::IsaInfo::getMaxWavesPerEU(), and isLegalDPALU_DPPControl().

◆ isGFX940()

bool llvm::AMDGPU::isGFX940 ( const MCSubtargetInfo & STI )

Definition at line 2569 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

◆ isGFX9_GFX10()

bool llvm::AMDGPU::isGFX9_GFX10 ( const MCSubtargetInfo & STI )

Definition at line 2475 of file AMDGPUBaseInfo.cpp.

References isGFX10(), and isGFX9().

◆ isGFX9_GFX10_GFX11()

bool llvm::AMDGPU::isGFX9_GFX10_GFX11 ( const MCSubtargetInfo & STI )

Definition at line 2479 of file AMDGPUBaseInfo.cpp.

References isGFX10(), isGFX11(), and isGFX9().

◆ isGFX9Plus()

bool llvm::AMDGPU::isGFX9Plus ( const MCSubtargetInfo & STI )

Definition at line 2491 of file AMDGPUBaseInfo.cpp.

References isGFX10Plus(), and isGFX9().

Referenced by hasSMRDSignedImmOffset(), isGFX8Plus(), llvm::AMDGPUDisassembler::isGFX9Plus(), isNotGFX9Plus(), and llvm::AMDGPUInstPrinter::printSwizzle().

◆ isGlobalSegment()

bool llvm::AMDGPU::isGlobalSegment ( const GlobalValue * GV )

Definition at line 1555 of file AMDGPUBaseInfo.cpp.

References llvm::GlobalValue::getAddressSpace(), and llvm::AMDGPUAS::GLOBAL_ADDRESS.

◆ isGraphics()

LLVM_READNONE constexpr bool llvm::AMDGPU::isGraphics ( CallingConv::ID CC )

constexpr

Definition at line 1451 of file AMDGPUBaseInfo.h.

References llvm::CallingConv::AMDGPU_Gfx, llvm::CallingConv::AMDGPU_Gfx_WholeWave, and isShader().

Referenced by llvm::GCNUserSGPRUsageInfo::GCNUserSGPRUsageInfo(), isCompute(), llvm::SIInstrInfo::legalizeOperands(), llvm::SITargetLowering::LowerFormalArguments(), llvm::AMDGPUCallLowering::lowerFormalArguments(), and llvm::SIMachineFunctionInfo::SIMachineFunctionInfo().

◆ isGroupSegment()

bool llvm::AMDGPU::isGroupSegment ( const GlobalValue * GV )

Definition at line 1551 of file AMDGPUBaseInfo.cpp.

References llvm::GlobalValue::getAddressSpace(), and llvm::AMDGPUAS::LOCAL_ADDRESS.

◆ isHi16Reg()

bool llvm::AMDGPU::isHi16Reg	(	MCRegister	Reg,
		const MCRegisterInfo &	MRI )

Returns: if Reg occupies the high 16-bits of a 32-bit register.

Definition at line 2607 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPU::HWEncoding::IS_HI16, MRI, and Reg.

Referenced by llvm::SIInstrInfo::copyPhysReg(), cvtVOP3DstOpSelOnly(), llvm::SIRegisterInfo::getRegAllocationHints(), llvm::AMDGPUMCInstLower::lowerT16D16Helper(), llvm::AMDGPUMCInstLower::lowerT16FmaMixFP16(), and llvm::SIRegisterInfo::SIRegisterInfo().

◆ isHsaAbi()

bool llvm::AMDGPU::isHsaAbi ( const MCSubtargetInfo & STI )

Returns: True if STI is AMDHSA.

Definition at line 198 of file AMDGPUBaseInfo.cpp.

References llvm::Triple::AMDHSA, llvm::Triple::getOS(), and llvm::MCSubtargetInfo::getTargetTriple().

◆ isInlinableIntLiteral()

LLVM_READNONE bool llvm::AMDGPU::isInlinableIntLiteral ( int64_t Literal )

inline

Is this literal inlinable, and not one of the values intended for floating point values.

Definition at line 1683 of file AMDGPUBaseInfo.h.

References llvm::Literal.

Referenced by llvm::SITargetLowering::checkAsmConstraintVal(), clearUnusedBits(), llvm::SIRegisterInfo::eliminateFrameIndex(), llvm::SIRegisterInfo::isFrameOffsetLegal(), isInlinableLiteral32(), isInlinableLiteral64(), isInlinableLiteralBF16(), isInlinableLiteralFP16(), llvm::SIInstrInfo::isInlineConstant(), and llvm::AMDGPUAsmPrinter::PrintAsmOperand().

◆ isInlinableLiteral32()

LLVM_READNONE bool llvm::AMDGPU::isInlinableLiteral32	(	int32_t	Literal,
		bool	HasInv2Pi )

Definition at line 2951 of file AMDGPUBaseInfo.cpp.

References llvm::bit_cast(), isInlinableIntLiteral(), and llvm::Literal.

Referenced by llvm::SITargetLowering::checkAsmConstraintValA(), llvm::AMDGPUDisassembler::decodeLiteralConstant(), llvm::SIRegisterInfo::eliminateFrameIndex(), llvm::SIFrameLowering::emitEntryFunctionPrologue(), isInlinableLiteralI16(), isInlineableLiteralOp16(), llvm::SIInstrInfo::isInlineConstant(), llvm::SIInstrInfo::isInlineConstant(), and llvm::SIInstrInfo::isLegalAV64PseudoImm().

◆ isInlinableLiteral64()

LLVM_READNONE bool llvm::AMDGPU::isInlinableLiteral64	(	int64_t	Literal,
		bool	HasInv2Pi )

Is this literal inlinable.

Definition at line 2934 of file AMDGPUBaseInfo.cpp.

References llvm::bit_cast(), isInlinableIntLiteral(), and llvm::Literal.

Referenced by llvm::SITargetLowering::checkAsmConstraintValA(), llvm::AMDGPUDisassembler::decodeLiteralConstant(), llvm::SIInstrInfo::isInlineConstant(), llvm::SIInstrInfo::isInlineConstant(), and llvm::SIInstrInfo::isOperandLegal().

◆ isInlinableLiteralBF16()

LLVM_READNONE bool llvm::AMDGPU::isInlinableLiteralBF16	(	int16_t	Literal,
		bool	HasInv2Pi )

Definition at line 2977 of file AMDGPUBaseInfo.cpp.

References isInlinableIntLiteral(), and llvm::Literal.

Referenced by llvm::SITargetLowering::checkAsmConstraintValA(), llvm::AMDGPUDisassembler::decodeLiteralConstant(), isInlineableLiteralOp16(), llvm::SIInstrInfo::isInlineConstant(), and llvm::SIInstrInfo::isInlineConstant().

◆ isInlinableLiteralFP16()

LLVM_READNONE bool llvm::AMDGPU::isInlinableLiteralFP16	(	int16_t	Literal,
		bool	HasInv2Pi )

Definition at line 2998 of file AMDGPUBaseInfo.cpp.

References isInlinableIntLiteral(), and llvm::Literal.

Referenced by llvm::SITargetLowering::checkAsmConstraintValA(), llvm::AMDGPUDisassembler::decodeLiteralConstant(), isInlineableLiteralOp16(), llvm::SIInstrInfo::isInlineConstant(), and llvm::SIInstrInfo::isInlineConstant().

◆ isInlinableLiteralI16()

LLVM_READNONE bool llvm::AMDGPU::isInlinableLiteralI16	(	int32_t	Literal,
		bool	HasInv2Pi )

Definition at line 2994 of file AMDGPUBaseInfo.cpp.

References isInlinableLiteral32(), and llvm::Literal.

Referenced by llvm::SITargetLowering::checkAsmConstraintValA(), llvm::AMDGPUDisassembler::decodeLiteralConstant(), and llvm::SIInstrInfo::isInlineConstant().

◆ isInlinableLiteralV216()

LLVM_READNONE bool llvm::AMDGPU::isInlinableLiteralV216	(	uint32_t	Literal,
		uint8_t	OpType )

Definition at line 3109 of file AMDGPUBaseInfo.cpp.

References getInlineEncodingV216(), isInlinableLiteralV2BF16(), llvm::Literal, llvm_unreachable, OPERAND_REG_IMM_NOINLINE_V2FP16, OPERAND_REG_IMM_V2BF16, OPERAND_REG_IMM_V2FP16, OPERAND_REG_IMM_V2INT16, OPERAND_REG_INLINE_C_V2BF16, OPERAND_REG_INLINE_C_V2FP16, and OPERAND_REG_INLINE_C_V2INT16.

◆ isInlinableLiteralV2BF16()

LLVM_READNONE bool llvm::AMDGPU::isInlinableLiteralV2BF16 ( uint32_t Literal )

Definition at line 3133 of file AMDGPUBaseInfo.cpp.

References getInlineEncodingV2BF16(), and llvm::Literal.

Referenced by llvm::AMDGPUDisassembler::decodeLiteralConstant(), isInlinableLiteralV216(), and llvm::SIInstrInfo::isInlineConstant().

◆ isInlinableLiteralV2F16()

LLVM_READNONE bool llvm::AMDGPU::isInlinableLiteralV2F16 ( uint32_t Literal )

Definition at line 3138 of file AMDGPUBaseInfo.cpp.

References getInlineEncodingV2F16(), and llvm::Literal.

Referenced by llvm::AMDGPUDisassembler::decodeLiteralConstant(), and llvm::SIInstrInfo::isInlineConstant().

◆ isInlinableLiteralV2I16()

LLVM_READNONE bool llvm::AMDGPU::isInlinableLiteralV2I16 ( uint32_t Literal )

Definition at line 3128 of file AMDGPUBaseInfo.cpp.

References getInlineEncodingV2I16(), and llvm::Literal.

Referenced by llvm::AMDGPUDisassembler::decodeLiteralConstant(), and llvm::SIInstrInfo::isInlineConstant().

◆ isInlineValue()

LLVM_READNONE bool llvm::AMDGPU::isInlineValue ( MCRegister Reg )

Definition at line 2701 of file AMDGPUBaseInfo.cpp.

References Reg.

◆ isIntrinsicAlwaysUniform()

bool llvm::AMDGPU::isIntrinsicAlwaysUniform ( unsigned IntrID )

Returns: true if the intrinsic is uniform

Definition at line 3343 of file AMDGPUBaseInfo.cpp.

Referenced by llvm::SIInstrInfo::getGenericInstructionUniformity(), llvm::GCNTTIImpl::isAlwaysUniform(), llvm::AMDGPUTargetLowering::isSDNodeAlwaysUniform(), and isTriviallyUniform().

◆ isIntrinsicSourceOfDivergence()

bool llvm::AMDGPU::isIntrinsicSourceOfDivergence ( unsigned IntrID )

Returns: true if the intrinsic is divergent

Definition at line 3339 of file AMDGPUBaseInfo.cpp.

Referenced by llvm::SIInstrInfo::getGenericInstructionUniformity(), llvm::SITargetLowering::isSDNodeSourceOfDivergence(), and llvm::GCNTTIImpl::isSourceOfDivergence().

◆ isInvalidSingleUseConsumerInst()

LLVM_READONLY bool llvm::AMDGPU::isInvalidSingleUseConsumerInst ( unsigned Opc )

References LLVM_READONLY, and Opc.

◆ isInvalidSingleUseProducerInst()

LLVM_READONLY bool llvm::AMDGPU::isInvalidSingleUseProducerInst ( unsigned Opc )

References Opc.

◆ isKernel()

LLVM_READNONE constexpr bool llvm::AMDGPU::isKernel ( CallingConv::ID CC )

inlineconstexpr

Definition at line 1507 of file AMDGPUBaseInfo.h.

References llvm::CallingConv::AMDGPU_KERNEL, and llvm::CallingConv::SPIR_KERNEL.

Referenced by llvm::AMDGPUSubtarget::getImplicitArgNumBytes(), isKernelLDS(), llvm::AMDGPULegalizerInfo::legalizeIntrinsic(), llvm::SITargetLowering::LowerFormalArguments(), llvm::SITargetLowering::LowerReturn(), and llvm::AMDGPUCallLowering::lowerReturn().

◆ isKernelLDS()

bool llvm::AMDGPU::isKernelLDS ( const Function * F )

Definition at line 138 of file AMDGPUMemoryUtils.cpp.

References F, and isKernel().

Referenced by getTransitiveUsesOfLDS(), getUsesOfLDSByFunction(), and removeFnAttrFromReachable().

◆ isKImmOperand()

bool llvm::AMDGPU::isKImmOperand	(	const MCInstrDesc &	Desc,
		unsigned	OpNo )

Is this a KImm operand?

Definition at line 2732 of file AMDGPUBaseInfo.cpp.

References assert(), OPERAND_KIMM_FIRST, and OPERAND_KIMM_LAST.

◆ isLDSVariableToLower()

bool llvm::AMDGPU::isLDSVariableToLower ( const GlobalVariable & GV )

Definition at line 76 of file AMDGPUMemoryUtils.cpp.

References llvm::GlobalVariable::getInitializer(), llvm::Type::getPointerAddressSpace(), llvm::GlobalValue::getType(), llvm::GlobalVariable::hasInitializer(), llvm::isa(), llvm::GlobalVariable::isConstant(), isDynamicLDS(), and llvm::AMDGPUAS::LOCAL_ADDRESS.

Referenced by eliminateConstantExprUsesOfLDSFromAllInstructions(), and getUsesOfLDSByFunction().

◆ isLegalDPALU_DPPControl()

LLVM_READNONE bool llvm::AMDGPU::isLegalDPALU_DPPControl	(	const MCSubtargetInfo &	ST,
		unsigned	DC )

inline

Definition at line 1775 of file AMDGPUBaseInfo.h.

References isGFX12(), isGFX90A(), llvm::AMDGPU::DPP::ROW_NEWBCAST_FIRST, llvm::AMDGPU::DPP::ROW_NEWBCAST_LAST, llvm::AMDGPU::DPP::ROW_SHARE_FIRST, and llvm::AMDGPU::DPP::ROW_SHARE_LAST.

Referenced by llvm::SIInstrInfo::expandMovDPP64(), llvm::AMDGPULegalizerInfo::legalizeLaneOp(), lowerLaneOp(), and llvm::SIInstrInfo::verifyInstruction().

◆ isLegalSMRDEncodedSignedOffset()

LLVM_READONLY bool llvm::AMDGPU::isLegalSMRDEncodedSignedOffset	(	const MCSubtargetInfo &	ST,
		int64_t	EncodedOffset,
		bool	IsBuffer )

Definition at line 3245 of file AMDGPUBaseInfo.cpp.

References hasSMRDSignedImmOffset(), isGFX12Plus(), and llvm::isInt().

◆ isLegalSMRDEncodedUnsignedOffset()

LLVM_READONLY bool llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset	(	const MCSubtargetInfo &	ST,
		int64_t	EncodedOffset )

Definition at line 3236 of file AMDGPUBaseInfo.cpp.

References hasSMEMByteOffset(), isGFX12Plus(), and llvm::isUInt().

Referenced by getSMRDEncodedOffset().

◆ isLegalSMRDImmOffset()

bool llvm::AMDGPU::isLegalSMRDImmOffset	(	const MCSubtargetInfo &	ST,
		int64_t	ByteOffset )

Returns: true if this offset is small enough to fit in the SMRD offset field. ByteOffset should be the offset in bytes and not the encoded offset.

References LLVM_READNONE.

◆ isLitExpr()

bool llvm::AMDGPU::isLitExpr ( const MCExpr * Expr )

Definition at line 706 of file AMDGPUMCExpr.cpp.

References llvm::AMDGPUMCExpr::AGVK_Lit, llvm::AMDGPUMCExpr::AGVK_Lit64, and llvm::dyn_cast().

Referenced by getLitValue().

◆ isMAC()

LLVM_READNONE bool llvm::AMDGPU::isMAC ( unsigned Opc )

Definition at line 664 of file AMDGPUBaseInfo.cpp.

References Opc.

Referenced by llvm::AMDGPUDisassembler::getInstruction().

◆ isModuleEntryFunctionCC()

LLVM_READNONE constexpr bool llvm::AMDGPU::isModuleEntryFunctionCC ( CallingConv::ID CC )

constexpr

Definition at line 1497 of file AMDGPUBaseInfo.h.

References llvm::CallingConv::AMDGPU_Gfx, isChainCC(), and isEntryFunctionCC().

Referenced by llvm::AMDGPUTargetMachine::getAssumedAddrSpace().

◆ isNamedBarrier()

TargetExtType * llvm::AMDGPU::isNamedBarrier ( const GlobalVariable & GV )

Definition at line 61 of file AMDGPUMemoryUtils.cpp.

References llvm::TargetExtType::getName(), and getTargetExtType().

Referenced by llvm::AMDGPUMachineFunction::allocateLDSGlobal(), getTransitiveUsesOfLDS(), llvm::AMDGPULegalizerInfo::legalizeGlobalValue(), and llvm::AMDGPUTargetLowering::LowerGlobalAddress().

◆ isNotGFX10Plus()

bool llvm::AMDGPU::isNotGFX10Plus ( const MCSubtargetInfo & STI )

Definition at line 2537 of file AMDGPUBaseInfo.cpp.

References isCI(), isGFX9(), isSI(), and isVI().

◆ isNotGFX11Plus()

bool llvm::AMDGPU::isNotGFX11Plus ( const MCSubtargetInfo & STI )

Definition at line 2535 of file AMDGPUBaseInfo.cpp.

References isGFX11Plus().

◆ isNotGFX12Plus()

bool llvm::AMDGPU::isNotGFX12Plus ( const MCSubtargetInfo & STI )

Definition at line 2523 of file AMDGPUBaseInfo.cpp.

References isGFX12Plus().

◆ isNotGFX9Plus()

bool llvm::AMDGPU::isNotGFX9Plus ( const MCSubtargetInfo & STI )

Definition at line 2495 of file AMDGPUBaseInfo.cpp.

References isGFX9Plus().

◆ isPackedFP32Inst()

LLVM_READONLY bool llvm::AMDGPU::isPackedFP32Inst ( unsigned Opc )

Definition at line 3579 of file AMDGPUBaseInfo.cpp.

References Opc.

Referenced by llvm::SIInstrInfo::isLegalRegOperand(), llvm::SIInstrInfo::legalizeOperandsVOP3(), and llvm::SIInstrInfo::verifyInstruction().

◆ isPermlane16()

LLVM_READNONE bool llvm::AMDGPU::isPermlane16 ( unsigned Opc )

Definition at line 691 of file AMDGPUBaseInfo.cpp.

References Opc.

◆ isReadOnlySegment()

bool llvm::AMDGPU::isReadOnlySegment ( const GlobalValue * GV )

Definition at line 1559 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPUAS::CONSTANT_ADDRESS, llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT, and llvm::GlobalValue::getAddressSpace().

Referenced by llvm::AMDGPUTargetObjectFile::SelectSectionForGlobal().

◆ isReallyAClobber()

bool llvm::AMDGPU::isReallyAClobber	(	const Value *	Ptr,
		MemoryDef *	Def,
		AAResults *	AA )

Given a Def clobbering a load from Ptr according to the MSSA check if this is actually a memory update or an artificial clobber to facilitate ordering constraints.

Definition at line 360 of file AMDGPUMemoryUtils.cpp.

References llvm::dyn_cast(), I, II, and llvm::isa().

Referenced by isClobberedInFunction().

◆ isSGPR()

bool llvm::AMDGPU::isSGPR	(	MCRegister	Reg,
		const MCRegisterInfo *	TRI )

Is Reg - scalar register.

Definition at line 2600 of file AMDGPUBaseInfo.cpp.

References llvm::MCRegisterClass::contains(), Reg, and TRI.

◆ isShader()

LLVM_READNONE constexpr bool llvm::AMDGPU::isShader ( CallingConv::ID CC )

constexpr

◆ isSI()

bool llvm::AMDGPU::isSI ( const MCSubtargetInfo & STI )

Definition at line 2459 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable(), hasPackedD16(), and isNotGFX10Plus().

◆ isSISrcFPOperand()

bool llvm::AMDGPU::isSISrcFPOperand	(	const MCInstrDesc &	Desc,
		unsigned	OpNo )

Is this floating-point operand?

Definition at line 2739 of file AMDGPUBaseInfo.cpp.

References assert(), OPERAND_REG_IMM_FP16, OPERAND_REG_IMM_FP32, OPERAND_REG_IMM_FP64, OPERAND_REG_IMM_NOINLINE_V2FP16, OPERAND_REG_IMM_V2FP16, OPERAND_REG_IMM_V2FP32, OPERAND_REG_INLINE_AC_FP32, OPERAND_REG_INLINE_AC_FP64, OPERAND_REG_INLINE_C_FP16, OPERAND_REG_INLINE_C_FP32, OPERAND_REG_INLINE_C_FP64, and OPERAND_REG_INLINE_C_V2FP16.

Referenced by llvm::AMDGPU::VOPD::ComponentProps::ComponentProps().

◆ isSISrcInlinableOperand()

bool llvm::AMDGPU::isSISrcInlinableOperand	(	const MCInstrDesc &	Desc,
		unsigned	OpNo )

Does this operand support only inlinable literals?

Definition at line 2761 of file AMDGPUBaseInfo.cpp.

References assert(), OPERAND_REG_INLINE_AC_FIRST, OPERAND_REG_INLINE_AC_LAST, OPERAND_REG_INLINE_C_FIRST, and OPERAND_REG_INLINE_C_LAST.

◆ isSISrcOperand() [1/2]

bool llvm::AMDGPU::isSISrcOperand	(	const MCInstrDesc &	Desc,
		unsigned	OpNo )

inline

Definition at line 1612 of file AMDGPUBaseInfo.h.

References isSISrcOperand().

◆ isSISrcOperand() [2/2]

bool llvm::AMDGPU::isSISrcOperand ( const MCOperandInfo & OpInfo )

constexpr

Is this an AMDGPU specific source operand?

These include registers, inline constants, literals and mandatory literals (KImm).

Definition at line 1607 of file AMDGPUBaseInfo.h.

References OPERAND_SRC_FIRST, and OPERAND_SRC_LAST.

Referenced by llvm::SIInstrInfo::isLiteralOperandLegal(), llvm::SIInstrInfo::isOperandLegal(), and isSISrcOperand().

◆ isSymbolicCustomOperandEncoding()

bool llvm::AMDGPU::isSymbolicCustomOperandEncoding	(	const CustomOperandVal *	Opr,
		int	Size,
		unsigned	Code,
		bool &	HasNonDefaultVal,
		const MCSubtargetInfo &	STI )

static

Definition at line 1927 of file AMDGPUBaseInfo.cpp.

References Size.

Referenced by llvm::AMDGPU::DepCtr::isSymbolicDepCtrEncoding().

◆ isTensorStore()

LLVM_READONLY bool llvm::AMDGPU::isTensorStore ( unsigned Opc )

Definition at line 746 of file AMDGPUBaseInfo.cpp.

References Opc.

Referenced by getTemporalHintType().

◆ isTrue16Inst()

LLVM_READONLY bool llvm::AMDGPU::isTrue16Inst ( unsigned Opc )

Definition at line 766 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ isUniformMMO()

bool llvm::AMDGPU::isUniformMMO ( const MachineMemOperand * MMO )

Definition at line 30 of file AMDGPUInstrInfo.cpp.

References llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT, llvm::dyn_cast(), llvm::MachineMemOperand::getAddrSpace(), llvm::MachineMemOperand::getValue(), I, llvm::isa(), and isArgPassedInSGPR().

Referenced by llvm::AMDGPURegisterBankInfo::isScalarLoadLegal(), llvm::AMDGPU::RegBankLegalizeRules::RegBankLegalizeRules(), and llvm::AMDGPUTargetLowering::shouldReduceLoadWidth().

◆ isValid32BitLiteral()

LLVM_READNONE bool llvm::AMDGPU::isValid32BitLiteral	(	uint64_t	Val,
		bool	IsFP64 )

Definition at line 3142 of file AMDGPUBaseInfo.cpp.

References llvm::isInt(), llvm::isUInt(), and llvm::Lo_32().

Referenced by llvm::SIInstrInfo::getInstSizeInBytes(), llvm::SIInstrInfo::isOperandLegal(), and llvm::AMDGPUDAGToDAGISel::Select().

◆ isValidRegPrefix()

bool llvm::AMDGPU::isValidRegPrefix ( char C )

static

Definition at line 1569 of file AMDGPUBaseInfo.cpp.

References llvm::CallingConv::C.

Referenced by parseAsmPhysRegName().

◆ isVI()

bool llvm::AMDGPU::isVI ( const MCSubtargetInfo & STI )

Definition at line 2467 of file AMDGPUBaseInfo.cpp.

References llvm::MCSubtargetInfo::hasFeature().

Referenced by llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable(), isGFX8_GFX9_GFX10(), isGFX8Plus(), and isNotGFX10Plus().

◆ isVOPC64DPP()

LLVM_READONLY bool llvm::AMDGPU::isVOPC64DPP ( unsigned Opc )

Definition at line 557 of file AMDGPUBaseInfo.cpp.

References Opc.

Referenced by llvm::AMDGPUDisassembler::getInstruction().

◆ isVOPCAsmOnly()

LLVM_READONLY bool llvm::AMDGPU::isVOPCAsmOnly ( unsigned Opc )

Definition at line 561 of file AMDGPUBaseInfo.cpp.

References Opc.

◆ isVOPD()

LLVM_READONLY bool llvm::AMDGPU::isVOPD ( unsigned Opc )

Definition at line 660 of file AMDGPUBaseInfo.cpp.

References hasNamedOperand(), and Opc.

Referenced by getSrcOperandIndices(), and getVGPRLoweringOperandTables().

◆ lookupD16ImageDimIntrinsic()

const D16ImageDimIntrinsic * llvm::AMDGPU::lookupD16ImageDimIntrinsic ( unsigned Intr )

◆ lookupRsrcIntrinsic()

const RsrcIntrinsic * llvm::AMDGPU::lookupRsrcIntrinsic ( unsigned Intr )

Referenced by llvm::AMDGPURegisterBankInfo::applyMappingImpl(), llvm::AMDGPURegisterBankInfo::getInstrMapping(), and llvm::SITargetLowering::getTgtMemIntrinsic().

◆ mapToDWARFAddrSpace()

int llvm::AMDGPU::mapToDWARFAddrSpace ( unsigned LLVMAddrSpace )

constexpr

If LLVMAddressSpace has a corresponding DWARF encoding, return it; otherwise return the sentinel value -1 to indicate no such mapping exists.

This maps private/scratch to the focused lane view.

These mappings must be kept in sync with llvm/docs/AMDGPUUsage.rst table "AMDGPU DWARF Address Space Mapping".

Note: This could return std::optional<int> but that would require an extra #include.

Definition at line 160 of file AMDGPUAddrSpace.h.

References llvm::AMDGPU::impl::LLVMToDWARFAddrSpaceMapping.

◆ mapWMMA2AddrTo3AddrOpcode()

LLVM_READONLY unsigned llvm::AMDGPU::mapWMMA2AddrTo3AddrOpcode ( unsigned Opc )

Definition at line 783 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ mapWMMA3AddrTo2AddrOpcode()

LLVM_READONLY unsigned llvm::AMDGPU::mapWMMA3AddrTo2AddrOpcode ( unsigned Opc )

Definition at line 788 of file AMDGPUBaseInfo.cpp.

References Info, and Opc.

◆ maskShiftGet()

const MCExpr * llvm::AMDGPU::maskShiftGet	(	const MCExpr *	Val,
		uint32_t	Mask,
		uint32_t	Shift,
		MCContext &	Ctx )

inline

Provided with the MCExpr * Val, uint32 Mask and Shift, will return the right shifted and masked, in said order of operations, MCExpr * created within the MCContext Ctx.

For example, given MCExpr *Val, Mask == 0xf, Shift == 6 the returned MCExpr

will be the equivalent of (Val >> 6) & 0xf

Definition at line 63 of file SIDefinesUtils.h.

References llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAnd(), and llvm::MCBinaryExpr::createLShr().

◆ maskShiftSet()

const MCExpr * llvm::AMDGPU::maskShiftSet	(	const MCExpr *	Val,
		uint32_t	Mask,
		uint32_t	Shift,
		MCContext &	Ctx )

inline

Provided with the MCExpr * Val, uint32 Mask and Shift, will return the masked and left shifted, in said order of operations, MCExpr * created within the MCContext Ctx.

For example, given MCExpr *Val, Mask == 0xf, Shift == 6 the returned MCExpr

will be the equivalent of (Val & 0xf) << 6

Definition at line 44 of file SIDefinesUtils.h.

References llvm::MCConstantExpr::create(), llvm::MCBinaryExpr::createAnd(), and llvm::MCBinaryExpr::createShl().

Referenced by llvm::AMDGPU::AMDGPUMCKernelCodeT::EmitKernelCodeT().

◆ mayTailCallThisCC()

LLVM_READNONE constexpr bool llvm::AMDGPU::mayTailCallThisCC ( CallingConv::ID CC )

constexpr

Return true if we might ever do TCO for calls with this calling convention.

Definition at line 1524 of file AMDGPUBaseInfo.h.

References llvm::CallingConv::AMDGPU_Gfx, llvm::CallingConv::AMDGPU_Gfx_WholeWave, llvm::CallingConv::C, and canGuaranteeTCO().

Referenced by llvm::AMDGPUCallLowering::isEligibleForTailCallOptimization(), and llvm::SITargetLowering::isEligibleForTailCallOptimization().

◆ mc2PseudoReg()

LLVM_READNONE MCRegister llvm::AMDGPU::mc2PseudoReg ( MCRegister Reg )

Convert hardware register Reg to a pseudo register.

Definition at line 2699 of file AMDGPUBaseInfo.cpp.

References MAP_REG2REG, and Reg.

Referenced by checkWriteLane().

◆ memToShadow()

Value * llvm::AMDGPU::memToShadow	(	Module &	M,
		IRBuilder<> &	IRB,
		Type *	IntptrTy,
		Value *	Shadow,
		int	AsanScale,
		uint32_t	AsanOffset )

static

Definition at line 139 of file AMDGPUAsanInstrumentation.cpp.

References llvm::IRBuilderBase::CreateAdd(), and llvm::IRBuilderBase::CreateLShr().

Referenced by instrumentAddressImpl().

◆ mfmaScaleF8F6F4FormatToNumRegs()

LLVM_READNONE uint8_t llvm::AMDGPU::mfmaScaleF8F6F4FormatToNumRegs ( unsigned EncodingVal )

Definition at line 578 of file AMDGPUBaseInfo.cpp.

References llvm::AMDGPU::MFMAScaleFormats::FP4_E2M1, llvm::AMDGPU::MFMAScaleFormats::FP6_E2M3, llvm::AMDGPU::MFMAScaleFormats::FP6_E3M2, llvm::AMDGPU::MFMAScaleFormats::FP8_E4M3, llvm::AMDGPU::MFMAScaleFormats::FP8_E5M2, and llvm_unreachable.

Referenced by getMFMA_F8F6F4_WithFormatArgs().

◆ parseArchAMDGCN()

AMDGPU::GPUKind llvm::AMDGPU::parseArchAMDGCN ( StringRef CPU )

Definition at line 235 of file TargetParser.cpp.

References llvm::CallingConv::C, and GK_NONE.

Referenced by fillAMDGCNFeatureMap(), getCanonicalArchName(), llvm::AMDGPUTargetStreamer::getElfMach(), and getIsaVersion().

◆ parseArchR600()

AMDGPU::GPUKind llvm::AMDGPU::parseArchR600 ( StringRef CPU )

Definition at line 244 of file TargetParser.cpp.

References llvm::CallingConv::C, and GK_NONE.

Referenced by fillAMDGPUFeatureMap(), getCanonicalArchName(), and llvm::AMDGPUTargetStreamer::getElfMach().

◆ parseAsmConstraintPhysReg()

std::tuple< char, unsigned, unsigned > llvm::AMDGPU::parseAsmConstraintPhysReg ( StringRef Constraint )

Returns a valid charcode or 0 in the first entry if this is a valid physical register constraint.

Followed by the start register number, and the register width. Does not validate the number of registers exists in the class.

Definition at line 1601 of file AMDGPUBaseInfo.cpp.

References parseAsmPhysRegName(), and RegName.

Referenced by llvm::SITargetLowering::getRegForInlineAsmConstraint().

◆ parseAsmPhysRegName()

std::tuple< char, unsigned, unsigned > llvm::AMDGPU::parseAsmPhysRegName ( StringRef TupleString )

Returns a valid charcode or 0 in the first entry if this is a valid physical register name.

Followed by the start register number, and the register width. Does not validate the number of registers exists in the class. Unlike parseAsmConstraintPhysReg, this does not expect the name to be wrapped in "{}".

Definition at line 1573 of file AMDGPUBaseInfo.cpp.

References llvm::Failed(), isValidRegPrefix(), and RegName.

Referenced by parseAsmConstraintPhysReg().