Go to the source code of this file.
|
namespace | llvm |
| This is an optimization pass for GlobalISel generic memory operations.
|
|
|
hexagon gen | pred |
|
hexagon gen Hexagon generate predicate | operations |
|
hexagon gen Hexagon generate predicate | false |
|
◆ DEBUG_TYPE
#define DEBUG_TYPE "gen-pred" |
◆ INITIALIZE_PASS_BEGIN()
INITIALIZE_PASS_BEGIN |
( |
HexagonGenPredicate |
, |
|
|
"hexagon-gen-pred" |
, |
|
|
"Hexagon generate predicate operations" |
, |
|
|
false |
, |
|
|
false |
|
|
) |
| |
◆ false
hexagon gen Hexagon generate predicate false |
◆ operations
hexagon gen Hexagon generate predicate operations |
◆ pred
Definition at line 134 of file HexagonGenPredicate.cpp.
Referenced by llvm::SwitchCG::CaseBlock::CaseBlock(), llvm::CloneAndPruneIntoFromInst(), DecodeAddrMode2IdxInstruction(), DecodeAddrMode3Instruction(), DecodeArmMOVTWInstruction(), DecodeBranchImmInstruction(), DecodeCopMemInstruction(), DecodeDoubleRegLoad(), DecodeDoubleRegStore(), DecodeForVMRSandVMSR(), DecodeHINTInstruction(), DecodeIT(), DecodeLDRPreImm(), DecodeLDRPreReg(), DecodeMemMultipleWritebackInstruction(), DecodeQADDInstruction(), DecodeSMLAInstruction(), DecodeSTRPreImm(), DecodeSTRPreReg(), DecodeSwap(), DecodeThumb2BCCInstruction(), DecodeVMOVRRS(), DecodeVMOVSRR(), detail::find_unique(), llvm::ICmpInst::getFlippedSignednessPredicate(), llvm::CmpInst::getFlippedStrictnessPredicate(), llvm::CmpInst::getInversePredicate(), llvm::CmpInst::getNonStrictPredicate(), llvm::ICmpInst::getSignedPredicate(), llvm::CmpInst::getStrictPredicate(), llvm::CmpInst::getSwappedPredicate(), llvm::ICmpInst::getUnsignedPredicate(), llvm::CmpInst::isNonStrictPredicate(), llvm::CmpInst::isStrictPredicate(), llvm::GCOVFunction::propagateCounts(), removeEmptyCleanup(), and llvm::Dependence::setNextPredecessor().