#include "AArch64.h"#include "AArch64ExpandImm.h"#include "AArch64MachineFunctionInfo.h"#include "AArch64TargetMachine.h"#include "MCTargetDesc/AArch64AddressingModes.h"#include "llvm/ADT/APSInt.h"#include "llvm/CodeGen/ISDOpcodes.h"#include "llvm/CodeGen/SelectionDAGISel.h"#include "llvm/IR/Function.h"#include "llvm/IR/GlobalValue.h"#include "llvm/IR/Intrinsics.h"#include "llvm/IR/IntrinsicsAArch64.h"#include "llvm/Support/Debug.h"#include "llvm/Support/ErrorHandling.h"#include "llvm/Support/KnownBits.h"#include "llvm/Support/MathExtras.h"#include "llvm/Support/raw_ostream.h"#include "AArch64GenDAGISel.inc"Go to the source code of this file.
Macros | |
| #define | DEBUG_TYPE "aarch64-isel" |
| #define | PASS_NAME "AArch64 Instruction Selection" |
Enumerations | |
| enum class | SelectTypeKind { Int1 = 0 , Int = 1 , FP = 2 , AnyType = 3 } |
Functions | |
| static SDValue | addBitcastHints (SelectionDAG &DAG, SDNode &N) |
| addBitcastHints - This method adds bitcast hints to the operands of a node to help instruction selector determine which operands are in Neon registers. | |
| static bool | isIntImmediate (const SDNode *N, uint64_t &Imm) |
| isIntImmediate - This method tests to see if the node is a constant operand. | |
| static bool | isIntImmediate (SDValue N, uint64_t &Imm) |
| static bool | isOpcWithIntImmediate (const SDNode *N, unsigned Opc, uint64_t &Imm) |
| static bool | isIntImmediateEq (SDValue N, const uint64_t ImmExpected) |
| static APInt | DecodeFMOVImm (uint64_t Imm, unsigned RegWidth) |
| static std::optional< APInt > | DecodeNEONSplat (SDValue N) |
| static std::optional< APInt > | GetNEONSplatValue (SDValue N) |
| static AArch64_AM::ShiftExtendType | getShiftTypeForNode (SDValue N) |
| getShiftTypeForNode - Translate a shift node to the corresponding ShiftType value. | |
| static bool | isMemOpOrPrefetch (SDNode *N) |
| static bool | isWorthFoldingSHL (SDValue V) |
| Determine whether it is worth it to fold SHL into the addressing mode. | |
| static AArch64_AM::ShiftExtendType | getExtendTypeForNode (SDValue N, bool IsLoadStore=false) |
| getExtendTypeForNode - Translate an extend node to the corresponding ExtendType value. | |
| static SDValue | narrowIfNeeded (SelectionDAG *CurDAG, SDValue N) |
| Instructions that accept extend modifiers like UXTW expect the register being extended to be a GPR32, but the incoming DAG might be acting on a GPR64 (either via SEXT_INREG or AND). | |
| static bool | isWorthFoldingADDlow (SDValue N) |
| If there's a use of this ADDlow that's not itself a load/store then we'll need to create a real ADD instruction from it anyway and there's no point in folding it into the mem op. | |
| static bool | isValidAsScaledImmediate (int64_t Offset, unsigned Range, unsigned Size) |
| Check if the immediate offset is valid as a scaled immediate. | |
| static SDValue | Widen (SelectionDAG *CurDAG, SDValue N) |
| static bool | isPreferredADD (int64_t ImmOff) |
| static std::tuple< SDValue, SDValue > | extractPtrauthBlendDiscriminators (SDValue Disc, SelectionDAG *DAG) |
| template<SelectTypeKind Kind> | |
| static unsigned | SelectOpcodeFromVT (EVT VT, ArrayRef< unsigned > Opcodes) |
| This function selects an opcode from a list of opcodes, which is expected to be the opcode for { 8-bit, 16-bit, 32-bit, 64-bit } element types, in this order. | |
| bool | SelectSMETile (unsigned &BaseReg, unsigned TileNum) |
| static SDValue | NarrowVector (SDValue V128Reg, SelectionDAG &DAG) |
| NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class. | |
| static bool | isBitfieldExtractOpFromAnd (SelectionDAG *CurDAG, SDNode *N, unsigned &Opc, SDValue &Opd0, unsigned &LSB, unsigned &MSB, unsigned NumberOfIgnoredLowBits, bool BiggerPattern) |
| static bool | isBitfieldExtractOpFromSExtInReg (SDNode *N, unsigned &Opc, SDValue &Opd0, unsigned &Immr, unsigned &Imms) |
| static bool | isSeveralBitsExtractOpFromShr (SDNode *N, unsigned &Opc, SDValue &Opd0, unsigned &LSB, unsigned &MSB) |
| static bool | isBitfieldExtractOpFromShr (SDNode *N, unsigned &Opc, SDValue &Opd0, unsigned &Immr, unsigned &Imms, bool BiggerPattern) |
| static bool | isBitfieldExtractOp (SelectionDAG *CurDAG, SDNode *N, unsigned &Opc, SDValue &Opd0, unsigned &Immr, unsigned &Imms, unsigned NumberOfIgnoredLowBits=0, bool BiggerPattern=false) |
| static bool | isBitfieldDstMask (uint64_t DstMask, const APInt &BitsToBeInserted, unsigned NumberOfIgnoredHighBits, EVT VT) |
| Does DstMask form a complementary pair with the mask provided by BitsToBeInserted, suitable for use in a BFI instruction. | |
| static void | getUsefulBits (SDValue Op, APInt &UsefulBits, unsigned Depth=0) |
| static void | getUsefulBitsFromAndWithImmediate (SDValue Op, APInt &UsefulBits, unsigned Depth) |
| static void | getUsefulBitsFromBitfieldMoveOpd (SDValue Op, APInt &UsefulBits, uint64_t Imm, uint64_t MSB, unsigned Depth) |
| static void | getUsefulBitsFromUBFM (SDValue Op, APInt &UsefulBits, unsigned Depth) |
| static void | getUsefulBitsFromOrWithShiftedReg (SDValue Op, APInt &UsefulBits, unsigned Depth) |
| static void | getUsefulBitsFromBFM (SDValue Op, SDValue Orig, APInt &UsefulBits, unsigned Depth) |
| static void | getUsefulBitsForUse (SDNode *UserNode, APInt &UsefulBits, SDValue Orig, unsigned Depth) |
| static SDValue | getLeftShift (SelectionDAG *CurDAG, SDValue Op, int ShlAmount) |
| Create a machine node performing a notional SHL of Op by ShlAmount. | |
| static bool | isBitfieldPositioningOpFromAnd (SelectionDAG *CurDAG, SDValue Op, bool BiggerPattern, const uint64_t NonZeroBits, SDValue &Src, int &DstLSB, int &Width) |
| static bool | isBitfieldPositioningOpFromShl (SelectionDAG *CurDAG, SDValue Op, bool BiggerPattern, const uint64_t NonZeroBits, SDValue &Src, int &DstLSB, int &Width) |
| static bool | isBitfieldPositioningOp (SelectionDAG *CurDAG, SDValue Op, bool BiggerPattern, SDValue &Src, int &DstLSB, int &Width) |
| Does this tree qualify as an attempt to move a bitfield into position, essentially "(and (shl VAL, N), Mask)" or (shl VAL, N). | |
| static bool | isSeveralBitsPositioningOpFromShl (const uint64_t ShlImm, SDValue Op, SDValue &Src, int &DstLSB, int &Width) |
| static bool | isShiftedMask (uint64_t Mask, EVT VT) |
| static bool | tryBitfieldInsertOpFromOrAndImm (SDNode *N, SelectionDAG *CurDAG) |
| static bool | isWorthFoldingIntoOrrWithShift (SDValue Dst, SelectionDAG *CurDAG, SDValue &ShiftedOperand, uint64_t &EncodedShiftImm) |
| static bool | tryOrrWithShift (SDNode *N, SDValue OrOpd0, SDValue OrOpd1, SDValue Src, SDValue Dst, SelectionDAG *CurDAG, const bool BiggerPattern) |
| static bool | tryBitfieldInsertOpFromOr (SDNode *N, const APInt &UsefulBits, SelectionDAG *CurDAG) |
| static bool | checkCVTFixedPointOperandWithFBits (SelectionDAG *CurDAG, SDValue N, SDValue &FixedPos, unsigned RegWidth, bool isReciprocal) |
| static bool | checkCVTFixedPointOperandWithFBitsForVectors (SelectionDAG *CurDAG, SDValue N, SDValue &FixedPos, unsigned RegWidth, bool isReciprocal) |
| static int | getIntOperandFromRegisterString (StringRef RegString) |
| static SDValue | getZeroRegister (SelectionDAG &DAG, SDLoc DL, EVT VT) |
| Returns a copy from WZR or XZR. | |
| static EVT | getPackedVectorTypeFromPredicateType (LLVMContext &Ctx, EVT PredVT, unsigned NumVec) |
When PredVT is a scalable vector predicate in the form MVT::nx<M>xi1, it builds the correspondent scalable vector of integers MVT::nx<M>xi<bits> s.t. | |
| static EVT | getMultipleVectorType (LLVMContext &Ctx, EVT VecVT, unsigned NumVec) |
Builds an integer vector type large enough to hold NumVec instances of VecVT. | |
| static EVT | getMemVTFromNode (LLVMContext &Ctx, SDNode *Root) |
Return the EVT of the data associated to a memory operation in Root. | |
Macro Definition Documentation
◆ DEBUG_TYPE
| #define DEBUG_TYPE "aarch64-isel" |
Definition at line 33 of file AArch64ISelDAGToDAG.cpp.
◆ PASS_NAME
| #define PASS_NAME "AArch64 Instruction Selection" |
Definition at line 34 of file AArch64ISelDAGToDAG.cpp.
Enumeration Type Documentation
◆ SelectTypeKind
|
strong |
| Enumerator | |
|---|---|
| Int1 | |
| Int | |
| FP | |
| AnyType | |
Definition at line 2083 of file AArch64ISelDAGToDAG.cpp.
Function Documentation
◆ addBitcastHints()
|
static |
addBitcastHints - This method adds bitcast hints to the operands of a node to help instruction selector determine which operands are in Neon registers.
Definition at line 573 of file AArch64ISelDAGToDAG.cpp.
References assert(), DL, E(), llvm::SelectionDAG::getBitcast(), llvm::SelectionDAG::getContext(), llvm::SelectionDAG::getNode(), llvm::EVT::getScalarType(), I, N, llvm::SmallVectorTemplateBase< T, bool >::push_back(), and llvm::SmallVectorImpl< T >::reserve().
◆ checkCVTFixedPointOperandWithFBits()
|
static |
Definition at line 4255 of file AArch64ISelDAGToDAG.cpp.
References llvm::cast(), llvm::CheckFixedPointOperandConstant(), llvm::dyn_cast(), llvm::ConstantPoolSDNode::getConstVal(), llvm::SelectionDAG::getTargetConstant(), llvm::isa(), and N.
◆ checkCVTFixedPointOperandWithFBitsForVectors()
|
static |
Definition at line 4283 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::BITCAST, llvm::CheckFixedPointOperandConstant(), DecodeFMOVImm(), llvm::SelectionDAG::getTargetConstant(), llvm::APFloatBase::IEEEdouble(), llvm::APFloatBase::IEEEhalf(), llvm::APFloatBase::IEEEsingle(), llvm::isa(), llvm_unreachable, and N.
◆ DecodeFMOVImm()
Definition at line 630 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::AArch64_AM::decodeAdvSIMDModImmType11(), and llvm::AArch64_AM::decodeAdvSIMDModImmType12().
Referenced by checkCVTFixedPointOperandWithFBitsForVectors(), and DecodeNEONSplat().
◆ DecodeNEONSplat()
Definition at line 639 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::AArch64_AM::decodeAdvSIMDModImmType10(), DecodeFMOVImm(), llvm::dyn_cast(), llvm::ISD::isConstantSplatVector(), N, and llvm::APInt::trunc().
Referenced by GetNEONSplatValue().
◆ extractPtrauthBlendDiscriminators()
|
static |
Definition at line 1708 of file AArch64ISelDAGToDAG.cpp.
References DL, llvm::dyn_cast(), llvm::SDNode::getConstantOperandVal(), llvm::SDNode::getOpcode(), llvm::SDNode::getOperand(), llvm::SelectionDAG::getRegister(), llvm::SelectionDAG::getTargetConstant(), llvm::ISD::INTRINSIC_WO_CHAIN, and llvm::isUInt().
Referenced by llvm::AArch64CallLowering::lowerCall().
◆ getExtendTypeForNode()
|
static |
getExtendTypeForNode - Translate an extend node to the corresponding ExtendType value.
Definition at line 980 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::AND, llvm::ISD::ANY_EXTEND, assert(), llvm::cast(), llvm::dyn_cast(), llvm::ConstantSDNode::getZExtValue(), llvm::AArch64_AM::InvalidShiftExtend, N, llvm::ISD::SIGN_EXTEND, llvm::ISD::SIGN_EXTEND_INREG, llvm::AArch64_AM::SXTB, llvm::AArch64_AM::SXTH, llvm::AArch64_AM::SXTW, llvm::AArch64_AM::UXTB, llvm::AArch64_AM::UXTH, llvm::AArch64_AM::UXTW, and llvm::ISD::ZERO_EXTEND.
◆ getIntOperandFromRegisterString()
|
static |
Definition at line 4363 of file AArch64ISelDAGToDAG.cpp.
References AbstractManglingParser< Derived, Alloc >::Ops, assert(), llvm::SmallVectorTemplateCommon< T, typename >::size(), and llvm::StringRef::split().
◆ getLeftShift()
|
static |
Create a machine node performing a notional SHL of Op by ShlAmount.
If ShlAmount is negative, do a (logical) right-shift instead. If ShlAmount is 0, return Op unchanged.
Definition at line 3407 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::BitWidth, llvm::SelectionDAG::getMachineNode(), llvm::EVT::getSizeInBits(), llvm::SelectionDAG::getTargetConstant(), and SDValue().
Referenced by isBitfieldPositioningOpFromAnd(), and isBitfieldPositioningOpFromShl().
◆ getMemVTFromNode()
|
static |
Return the EVT of the data associated to a memory operation in Root.
If such EVT cannot be retrieved, it returns an invalid EVT.
Definition at line 7855 of file AArch64ISelDAGToDAG.cpp.
References llvm::cast(), llvm::EVT::changeVectorElementType(), llvm::dyn_cast(), llvm::SDNode::getConstantOperandVal(), getMultipleVectorType(), llvm::SDNode::getOpcode(), llvm::SDNode::getOperand(), getPackedVectorTypeFromPredicateType(), llvm::SDNode::getValueType(), llvm::SDValue::getValueType(), llvm::EVT::getVectorElementType(), llvm::ISD::INTRINSIC_VOID, llvm::ISD::INTRINSIC_W_CHAIN, llvm::isa(), llvm_unreachable, llvm::Load, and llvm::Store.
◆ getMultipleVectorType()
|
static |
Builds an integer vector type large enough to hold NumVec instances of VecVT.
Definition at line 7848 of file AArch64ISelDAGToDAG.cpp.
References llvm::EVT::changeTypeToInteger(), llvm::EVT::getScalarType(), llvm::EVT::getVectorElementCount(), and llvm::EVT::getVectorVT().
Referenced by getMemVTFromNode().
◆ GetNEONSplatValue()
Definition at line 670 of file AArch64ISelDAGToDAG.cpp.
References DecodeNEONSplat(), llvm::APInt::getSplat(), and N.
◆ getPackedVectorTypeFromPredicateType()
|
static |
When PredVT is a scalable vector predicate in the form MVT::nx<M>xi1, it builds the correspondent scalable vector of integers MVT::nx<M>xi<bits> s.t.
M x bits = 128. When targeting structured vectors (NumVec >1), the output data type is MVT::nx<M*NumVec>xi<bits> s.t. M x bits = 128. If the input PredVT is not in the form MVT::nx<M>xi1, it returns an invalid EVT.
Definition at line 7828 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::EVT::getIntegerVT(), llvm::EVT::getVectorElementCount(), llvm::EVT::getVectorVT(), llvm::EVT::isScalableVectorOf(), and llvm::AArch64::SVEBitsPerBlock.
Referenced by getMemVTFromNode().
◆ getShiftTypeForNode()
|
static |
getShiftTypeForNode - Translate a shift node to the corresponding ShiftType value.
Definition at line 826 of file AArch64ISelDAGToDAG.cpp.
References llvm::AArch64_AM::ASR, llvm::AArch64_AM::InvalidShiftExtend, llvm::AArch64_AM::LSL, llvm::AArch64_AM::LSR, N, llvm::AArch64_AM::ROR, llvm::ISD::ROTR, llvm::ISD::SHL, llvm::ISD::SRA, and llvm::ISD::SRL.
◆ getUsefulBits()
Definition at line 3380 of file AArch64ISelDAGToDAG.cpp.
References llvm::Depth, llvm::APInt::flipAllBits(), llvm::APInt::getBitWidth(), getUsefulBitsForUse(), and llvm::SelectionDAG::MaxRecursionDepth.
Referenced by getUsefulBitsFromAndWithImmediate(), getUsefulBitsFromBFM(), getUsefulBitsFromBitfieldMoveOpd(), and getUsefulBitsFromOrWithShiftedReg().
◆ getUsefulBitsForUse()
|
static |
Definition at line 3332 of file AArch64ISelDAGToDAG.cpp.
References llvm::Depth, llvm::APInt::getBitWidth(), llvm::SDNode::getMachineOpcode(), llvm::SDNode::getOperand(), getUsefulBitsFromAndWithImmediate(), getUsefulBitsFromBFM(), getUsefulBitsFromOrWithShiftedReg(), getUsefulBitsFromUBFM(), llvm::SDNode::isMachineOpcode(), and SDValue().
Referenced by getUsefulBits().
◆ getUsefulBitsFromAndWithImmediate()
Definition at line 3203 of file AArch64ISelDAGToDAG.cpp.
References llvm::cast(), llvm::AArch64_AM::decodeLogicalImmediate(), llvm::Depth, llvm::APInt::getBitWidth(), and getUsefulBits().
Referenced by getUsefulBitsForUse().
◆ getUsefulBitsFromBFM()
Definition at line 3277 of file AArch64ISelDAGToDAG.cpp.
References llvm::cast(), llvm::Depth, llvm::APInt::flipAllBits(), llvm::APInt::getBitWidth(), and getUsefulBits().
Referenced by getUsefulBitsForUse().
◆ getUsefulBitsFromBitfieldMoveOpd()
|
static |
Definition at line 3212 of file AArch64ISelDAGToDAG.cpp.
References llvm::Depth, llvm::APInt::getBitWidth(), getUsefulBits(), and llvm::APInt::lshrInPlace().
Referenced by getUsefulBitsFromUBFM().
◆ getUsefulBitsFromOrWithShiftedReg()
Definition at line 3249 of file AArch64ISelDAGToDAG.cpp.
References llvm::cast(), llvm::Depth, llvm::AArch64_AM::getShiftType(), llvm::AArch64_AM::getShiftValue(), getUsefulBits(), llvm::AArch64_AM::LSL, and llvm::AArch64_AM::LSR.
Referenced by getUsefulBitsForUse().
◆ getUsefulBitsFromUBFM()
Definition at line 3239 of file AArch64ISelDAGToDAG.cpp.
References llvm::cast(), llvm::Depth, and getUsefulBitsFromBitfieldMoveOpd().
Referenced by getUsefulBitsForUse().
◆ getZeroRegister()
|
static |
Returns a copy from WZR or XZR.
This can be used during instruction selection (it does not require any further selection/legalization).
Definition at line 5147 of file AArch64ISelDAGToDAG.cpp.
References assert(), DL, llvm::SelectionDAG::getCopyFromReg(), and llvm::SelectionDAG::getEntryNode().
◆ isBitfieldDstMask()
|
static |
Does DstMask form a complementary pair with the mask provided by BitsToBeInserted, suitable for use in a BFI instruction.
Roughly speaking, this asks whether DstMask zeroes precisely those bits that will be set by the other half.
Definition at line 3171 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::BitWidth, llvm::EVT::getSizeInBits(), and llvm::APInt::zextOrTrunc().
Referenced by tryBitfieldInsertOpFromOr().
◆ isBitfieldExtractOp()
|
static |
Definition at line 3098 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::AND, isBitfieldExtractOpFromAnd(), isBitfieldExtractOpFromSExtInReg(), isBitfieldExtractOpFromShr(), N, Opc, llvm::ISD::SIGN_EXTEND_INREG, llvm::ISD::SRA, and llvm::ISD::SRL.
Referenced by tryBitfieldInsertOpFromOr().
◆ isBitfieldExtractOpFromAnd()
|
static |
Definition at line 2840 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::AND, llvm::ISD::ANY_EXTEND, assert(), llvm::countr_one(), llvm::dbgs(), llvm::SDValue::getNode(), llvm::SDNode::getOpcode(), llvm::SDNode::getOperand(), llvm::SDValue::getOperand(), llvm::EVT::getSizeInBits(), llvm::SDNode::getValueType(), isOpcWithIntImmediate(), LLVM_DEBUG, llvm::maskTrailingOnes(), N, Opc, llvm::ISD::SRL, llvm::ISD::TRUNCATE, and Widen().
Referenced by isBitfieldExtractOp().
◆ isBitfieldExtractOpFromSExtInReg()
|
static |
Definition at line 2934 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::BitWidth, llvm::cast(), llvm::EVT::getSizeInBits(), isOpcWithIntImmediate(), N, Opc, llvm::ISD::SIGN_EXTEND_INREG, llvm::ISD::SRA, llvm::ISD::SRL, and llvm::ISD::TRUNCATE.
Referenced by isBitfieldExtractOp().
◆ isBitfieldExtractOpFromShr()
|
static |
Definition at line 3007 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::dbgs(), llvm::EVT::getSizeInBits(), llvm::SDNode::getValueType(), llvm::SDValue::getValueType(), isIntImmediate(), isOpcWithIntImmediate(), isSeveralBitsExtractOpFromShr(), LLVM_DEBUG, N, Opc, llvm::ISD::SHL, llvm::ISD::SRA, llvm::ISD::SRL, and llvm::ISD::TRUNCATE.
Referenced by isBitfieldExtractOp().
◆ isBitfieldPositioningOp()
|
static |
Does this tree qualify as an attempt to move a bitfield into position, essentially "(and (shl VAL, N), Mask)" or (shl VAL, N).
Definition at line 3451 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::AND, assert(), llvm::BitWidth, llvm::SelectionDAG::computeKnownBits(), llvm::EVT::getSizeInBits(), isBitfieldPositioningOpFromAnd(), isBitfieldPositioningOpFromShl(), llvm::isShiftedMask_64(), llvm::Known, and llvm::ISD::SHL.
Referenced by tryBitfieldInsertOpFromOr().
◆ isBitfieldPositioningOpFromAnd()
|
static |
Definition at line 3481 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::AND, llvm::ISD::ANY_EXTEND, assert(), llvm::countr_one(), llvm::countr_zero(), llvm::dbgs(), getLeftShift(), llvm::SDValue::getNode(), llvm::SDValue::getOpcode(), llvm::SDValue::getOperand(), llvm::EVT::getSizeInBits(), llvm::SDValue::getValueType(), llvm::SDValue::hasOneUse(), isOpcWithIntImmediate(), llvm::isShiftedMask_64(), LLVM_DEBUG, llvm::ISD::SHL, and Widen().
Referenced by isBitfieldPositioningOp().
◆ isBitfieldPositioningOpFromShl()
|
static |
Definition at line 3603 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::countr_one(), llvm::countr_zero(), getLeftShift(), isOpcWithIntImmediate(), isSeveralBitsPositioningOpFromShl(), llvm::isShiftedMask_64(), and llvm::ISD::SHL.
Referenced by isBitfieldPositioningOp().
◆ isIntImmediate() [1/2]
isIntImmediate - This method tests to see if the node is a constant operand.
If so Imm will receive the 64-bit value.
Definition at line 596 of file AArch64ISelDAGToDAG.cpp.
References C(), llvm::dyn_cast(), and N.
Referenced by isBitfieldExtractOpFromShr(), isIntImmediate(), isIntImmediateEq(), isOpcWithIntImmediate(), isOpcWithIntImmediate(), and isSeveralBitsExtractOpFromShr().
◆ isIntImmediate() [2/2]
Definition at line 606 of file AArch64ISelDAGToDAG.cpp.
References isIntImmediate(), and N.
◆ isIntImmediateEq()
Definition at line 622 of file AArch64ISelDAGToDAG.cpp.
References isIntImmediate(), and N.
Referenced by isSeveralBitsPositioningOpFromShl().
◆ isMemOpOrPrefetch()
Definition at line 841 of file AArch64ISelDAGToDAG.cpp.
References llvm::isa(), and N.
Referenced by isWorthFoldingSHL().
◆ isOpcWithIntImmediate()
Definition at line 613 of file AArch64ISelDAGToDAG.cpp.
References isIntImmediate(), N, and Opc.
Referenced by isBitfieldExtractOpFromAnd(), isBitfieldExtractOpFromSExtInReg(), isBitfieldExtractOpFromShr(), isBitfieldPositioningOpFromAnd(), isBitfieldPositioningOpFromShl(), isSeveralBitsExtractOpFromShr(), isSeveralBitsPositioningOpFromShl(), isWorthFoldingIntoOrrWithShift(), performAddCombineForShiftedOperands(), tryBitfieldInsertOpFromOr(), tryBitfieldInsertOpFromOrAndImm(), and tryOrrWithShift().
◆ isPreferredADD()
|
static |
Definition at line 1531 of file AArch64ISelDAGToDAG.cpp.
◆ isSeveralBitsExtractOpFromShr()
|
static |
Definition at line 2967 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::AND, isIntImmediate(), llvm::isMask_64(), isOpcWithIntImmediate(), llvm::Log2_64(), N, Opc, and llvm::ISD::SRL.
Referenced by isBitfieldExtractOpFromShr().
◆ isSeveralBitsPositioningOpFromShl()
|
static |
Definition at line 3571 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::AND, assert(), llvm::countr_one(), llvm::SDValue::getNode(), llvm::SDValue::getOperand(), isIntImmediateEq(), llvm::isMask_64(), isOpcWithIntImmediate(), and llvm::ISD::SHL.
Referenced by isBitfieldPositioningOpFromShl().
◆ isShiftedMask()
Definition at line 3635 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::isShiftedMask_32(), and llvm::isShiftedMask_64().
Referenced by tryBitfieldInsertOpFromOr(), and tryBitfieldInsertOpFromOrAndImm().
◆ isValidAsScaledImmediate()
Check if the immediate offset is valid as a scaled immediate.
Definition at line 1256 of file AArch64ISelDAGToDAG.cpp.
References llvm::Log2_32(), llvm::Offset, Range, and Size.
◆ isWorthFoldingADDlow()
If there's a use of this ADDlow that's not itself a load/store then we'll need to create a real ADD instruction from it anyway and there's no point in folding it into the mem op.
Theoretically, it shouldn't matter, but there's a single pseudo-instruction for an ADRP/ADD pair so over-aggressive folding leads to duplicated ADRP instructions.
Definition at line 1239 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::ATOMIC_LOAD, llvm::ISD::ATOMIC_STORE, llvm::cast(), llvm::isStrongerThanMonotonic(), llvm::ISD::LOAD, N, and llvm::ISD::STORE.
◆ isWorthFoldingIntoOrrWithShift()
|
static |
Definition at line 3732 of file AArch64ISelDAGToDAG.cpp.
References llvm::ISD::AND, assert(), llvm::countr_one(), llvm::countr_zero(), DL, llvm::SelectionDAG::getMachineNode(), llvm::SDValue::getNode(), llvm::SDValue::getOperand(), llvm::AArch64_AM::getShifterImm(), llvm::EVT::getSizeInBits(), llvm::SelectionDAG::getTargetConstant(), llvm::SDValue::hasOneUse(), isOpcWithIntImmediate(), llvm::isShiftedMask_64(), llvm::AArch64_AM::LSL, llvm::AArch64_AM::LSR, SDValue(), llvm::ISD::SHL, and llvm::ISD::SRL.
Referenced by tryOrrWithShift().
◆ isWorthFoldingSHL()
Determine whether it is worth it to fold SHL into the addressing mode.
Definition at line 847 of file AArch64ISelDAGToDAG.cpp.
References assert(), llvm::dyn_cast(), isMemOpOrPrefetch(), llvm::ISD::SHL, and llvm::SDNode::users().
◆ narrowIfNeeded()
|
static |
Instructions that accept extend modifiers like UXTW expect the register being extended to be a GPR32, but the incoming DAG might be acting on a GPR64 (either via SEXT_INREG or AND).
Extract the appropriate low bits if this is the case.
Definition at line 1104 of file AArch64ISelDAGToDAG.cpp.
References llvm::SelectionDAG::getTargetExtractSubreg(), and N.
◆ NarrowVector()
|
static |
NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class.
Definition at line 2677 of file AArch64ISelDAGToDAG.cpp.
References llvm::EVT::getSimpleVT(), llvm::SelectionDAG::getTargetExtractSubreg(), llvm::SDValue::getValueType(), llvm::EVT::getVectorElementType(), llvm::EVT::getVectorNumElements(), and llvm::MVT::getVectorVT().
◆ SelectOpcodeFromVT()
|
static |
This function selects an opcode from a list of opcodes, which is expected to be the opcode for { 8-bit, 16-bit, 32-bit, 64-bit } element types, in this order.
Definition at line 2094 of file AArch64ISelDAGToDAG.cpp.
References AnyType, FP, llvm::EVT::getVectorElementType(), llvm::EVT::getVectorMinNumElements(), llvm::InnerAnalysisManagerProxy< AnalysisManagerT, IRUnitT, ExtraArgTs... >::Key, Int, Int1, llvm::EVT::isScalableVector(), llvm::Offset, and llvm::ArrayRef< T >::size().
◆ SelectSMETile()
Definition at line 2450 of file AArch64ISelDAGToDAG.cpp.
◆ tryBitfieldInsertOpFromOr()
|
static |
Definition at line 3907 of file AArch64ISelDAGToDAG.cpp.
References AbstractManglingParser< Derived, Alloc >::Ops, llvm::ISD::AND, assert(), llvm::BitWidth, llvm::SelectionDAG::computeKnownBits(), llvm::APInt::countl_zero(), llvm::APInt::countr_zero(), llvm::countr_zero(), DL, llvm::APInt::getBitsSet(), llvm::SelectionDAG::getMachineNode(), llvm::SDValue::getNode(), llvm::SDNode::getOperand(), llvm::EVT::getSizeInBits(), llvm::SelectionDAG::getTargetConstant(), llvm::SDValue::getValueType(), llvm::SDValue::hasOneUse(), I, isBitfieldDstMask(), isBitfieldExtractOp(), isBitfieldPositioningOp(), isOpcWithIntImmediate(), isShiftedMask(), llvm::Known, N, Opc, llvm::ISD::OR, llvm::APInt::popcount(), SDValue(), llvm::SelectionDAG::SelectNodeTo(), llvm::ISD::SRL, std::swap(), and tryOrrWithShift().
◆ tryBitfieldInsertOpFromOrAndImm()
|
static |
Definition at line 3644 of file AArch64ISelDAGToDAG.cpp.
References AbstractManglingParser< Derived, Alloc >::Ops, llvm::ISD::AND, assert(), llvm::BitWidth, llvm::SelectionDAG::computeKnownBits(), llvm::countr_one(), DL, llvm::SelectionDAG::getMachineNode(), llvm::EVT::getSizeInBits(), llvm::SelectionDAG::getTargetConstant(), llvm::AArch64_AM::isLogicalImmediate(), isOpcWithIntImmediate(), isShiftedMask(), llvm::Known, N, Opc, llvm::ISD::OR, llvm::APInt::popcount(), SDValue(), and llvm::SelectionDAG::SelectNodeTo().
◆ tryOrrWithShift()
|
static |
Definition at line 3807 of file AArch64ISelDAGToDAG.cpp.
References AbstractManglingParser< Derived, Alloc >::Ops, llvm::ISD::AND, assert(), DL, llvm::SDValue::getNode(), llvm::SDValue::getOperand(), llvm::AArch64_AM::getShifterImm(), llvm::SelectionDAG::getTargetConstant(), llvm::SDValue::hasOneUse(), llvm::isMask_64(), isOpcWithIntImmediate(), isWorthFoldingIntoOrrWithShift(), llvm::AArch64_AM::LSL, llvm::AArch64_AM::LSR, N, llvm::ISD::OR, llvm::SelectionDAG::SelectNodeTo(), llvm::ISD::SHL, and llvm::ISD::SRL.
Referenced by tryBitfieldInsertOpFromOr().
◆ Widen()
|
static |
Definition at line 1412 of file AArch64ISelDAGToDAG.cpp.
References llvm::SelectionDAG::getMachineNode(), llvm::SelectionDAG::getTargetInsertSubreg(), N, and SDValue().
Referenced by llvm::RISCVVType::encodeXSfmmVType(), getAVX512Node(), isBitfieldExtractOpFromAnd(), isBitfieldPositioningOpFromAnd(), optimizeSVEDeinterleavedExtends(), llvm::RISCVInstPrinter::printXSfmmVType(), and llvm::RISCVDAGToDAGISel::selectXSfmmVSET().
Generated on for LLVM by
1.14.0