LLVM 23.0.0git
HexagonFrameLowering.h
Go to the documentation of this file.
1//==- HexagonFrameLowering.h - Define frame lowering for Hexagon -*- C++ -*-==//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8
9#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONFRAMELOWERING_H
10#define LLVM_LIB_TARGET_HEXAGON_HEXAGONFRAMELOWERING_H
11
12#include "Hexagon.h"
13#include "HexagonBlockRanges.h"
15#include "llvm/ADT/STLExtras.h"
19#include <vector>
20
21namespace llvm {
22
23class BitVector;
26class MachineFunction;
27class MachineInstr;
30
32public:
33 // First register which could possibly hold a variable argument.
37
38 void
40 SmallVectorImpl<int> &ObjectsToAllocate) const override;
41
42 // All of the prolog/epilog functionality, including saving and restoring
43 // callee-saved registers is handled in emitPrologue. This is to have the
44 // logic for shrink-wrapping in one place.
46 override;
48 override {}
49
50 bool enableCalleeSaveSkip(const MachineFunction &MF) const override;
51
58
59 bool
66
67 bool hasReservedCallFrame(const MachineFunction &MF) const override {
68 // We always reserve call frame as a part of the initial stack allocation.
69 return true;
70 }
71
72 bool canSimplifyCallFramePseudos(const MachineFunction &MF) const override {
73 // Override this function to avoid calling hasFP before CSI is set
74 // (the default implementation calls hasFP).
75 return true;
76 }
77
80 MachineBasicBlock::iterator I) const override;
82 RegScavenger *RS = nullptr) const override;
84 RegScavenger *RS) const override;
85
86 bool targetHandlesStackFrameRounding() const override {
87 return true;
88 }
89
91 Register &FrameReg) const override;
92
93 const SpillSlot *getCalleeSavedSpillSlots(unsigned &NumEntries)
94 const override {
95 static const SpillSlot Offsets[] = {
96 { Hexagon::R17, -4 }, { Hexagon::R16, -8 }, { Hexagon::D8, -8 },
97 { Hexagon::R19, -12 }, { Hexagon::R18, -16 }, { Hexagon::D9, -16 },
98 { Hexagon::R21, -20 }, { Hexagon::R20, -24 }, { Hexagon::D10, -24 },
99 { Hexagon::R23, -28 }, { Hexagon::R22, -32 }, { Hexagon::D11, -32 },
100 { Hexagon::R25, -36 }, { Hexagon::R24, -40 }, { Hexagon::D12, -40 },
101 { Hexagon::R27, -44 }, { Hexagon::R26, -48 }, { Hexagon::D13, -48 }
102 };
103 NumEntries = std::size(Offsets);
104 return Offsets;
105 }
106
108 const TargetRegisterInfo *TRI, std::vector<CalleeSavedInfo> &CSI)
109 const override;
110
111 bool needsAligna(const MachineFunction &MF) const;
112 const MachineInstr *getAlignaInstr(const MachineFunction &MF) const;
113
115
117 MachineBasicBlock &PrologueMBB) const override;
118
119protected:
120 bool hasFPImpl(const MachineFunction &MF) const override;
121
122private:
123 using CSIVect = std::vector<CalleeSavedInfo>;
124
125 void expandAlloca(MachineInstr *AI, MachineFunction &MF,
126 const HexagonInstrInfo &TII, Register SP,
127 unsigned CF) const;
128 void insertPrologueInBlock(MachineBasicBlock &MBB, bool PrologueStubs) const;
129 void insertEpilogueInBlock(MachineBasicBlock &MBB) const;
130 void insertAllocframe(MachineBasicBlock &MBB,
131 MachineBasicBlock::iterator InsertPt, unsigned NumBytes) const;
132 bool insertCSRSpillsInBlock(MachineBasicBlock &MBB, const CSIVect &CSI,
133 const HexagonRegisterInfo &HRI, bool &PrologueStubs) const;
134 bool insertCSRRestoresInBlock(MachineBasicBlock &MBB, const CSIVect &CSI,
135 const HexagonRegisterInfo &HRI) const;
136 void updateEntryPaths(MachineFunction &MF, MachineBasicBlock &SaveB) const;
137 bool updateExitPaths(MachineBasicBlock &MBB, MachineBasicBlock &RestoreB,
138 BitVector &DoneT, BitVector &DoneF, BitVector &Path) const;
139 void insertCFIInstructionsAt(MachineBasicBlock &MBB,
141
143 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
144 SmallVectorImpl<Register> &NewRegs) const;
145 bool expandStoreInt(MachineBasicBlock &B, MachineBasicBlock::iterator It,
146 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
147 SmallVectorImpl<Register> &NewRegs) const;
148 bool expandLoadInt(MachineBasicBlock &B, MachineBasicBlock::iterator It,
149 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
150 SmallVectorImpl<Register> &NewRegs) const;
151 bool expandStoreVecPred(MachineBasicBlock &B, MachineBasicBlock::iterator It,
152 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
153 SmallVectorImpl<Register> &NewRegs) const;
154 bool expandLoadVecPred(MachineBasicBlock &B, MachineBasicBlock::iterator It,
155 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
156 SmallVectorImpl<Register> &NewRegs) const;
157 bool expandStoreVec2(MachineBasicBlock &B, MachineBasicBlock::iterator It,
158 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
159 SmallVectorImpl<Register> &NewRegs) const;
160 bool expandLoadVec2(MachineBasicBlock &B, MachineBasicBlock::iterator It,
161 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
162 SmallVectorImpl<Register> &NewRegs) const;
163 bool expandStoreVec(MachineBasicBlock &B, MachineBasicBlock::iterator It,
164 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
165 SmallVectorImpl<Register> &NewRegs) const;
166 bool expandLoadVec(MachineBasicBlock &B, MachineBasicBlock::iterator It,
167 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
168 SmallVectorImpl<Register> &NewRegs) const;
169 bool expandSpillMacros(MachineFunction &MF,
170 SmallVectorImpl<Register> &NewRegs) const;
171
175 const TargetRegisterClass *RC) const;
176 void optimizeSpillSlots(MachineFunction &MF,
177 SmallVectorImpl<Register> &VRegs) const;
178
179 void findShrunkPrologEpilog(MachineFunction &MF, MachineBasicBlock *&PrologB,
180 MachineBasicBlock *&EpilogB) const;
181
182 void addCalleeSaveRegistersAsImpOperand(MachineInstr *MI, const CSIVect &CSI,
183 bool IsDef, bool IsKill) const;
184 bool shouldInlineCSR(const MachineFunction &MF, const CSIVect &CSI) const;
185 bool useSpillFunction(const MachineFunction &MF, const CSIVect &CSI) const;
186 bool useRestoreFunction(const MachineFunction &MF, const CSIVect &CSI) const;
187 bool mayOverflowFrameOffset(MachineFunction &MF) const;
188};
189
190} // end namespace llvm
191
192#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONFRAMELOWERING_H
MachineBasicBlock & MBB
static GCRegistry::Add< OcamlGC > B("ocaml", "ocaml 3.10-compatible GC")
const HexagonInstrInfo * TII
IRTranslator LLVM IR MI
#define I(x, y, z)
Definition MD5.cpp:57
Register const TargetRegisterInfo * TRI
This file contains some templates that are useful if you are working with the STL at all.
Represent a constant reference to an array (0 or more elements consecutively in memory),...
Definition ArrayRef.h:40
const MachineInstr * getAlignaInstr(const MachineFunction &MF) const
void insertCFIInstructions(MachineFunction &MF) const
bool hasFPImpl(const MachineFunction &MF) const override
bool enableCalleeSaveSkip(const MachineFunction &MF) const override
Returns true if the target can safely skip saving callee-saved registers for noreturn nounwind functi...
bool targetHandlesStackFrameRounding() const override
targetHandlesStackFrameRounding - Returns true if the target is responsible for rounding up the stack...
MachineBasicBlock::iterator eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB, MachineBasicBlock::iterator I) const override
This method is called during prolog/epilog code insertion to eliminate call frame setup and destroy p...
bool canSimplifyCallFramePseudos(const MachineFunction &MF) const override
canSimplifyCallFramePseudos - When possible, it's best to simplify the call frame pseudo ops before d...
StackOffset getFrameIndexReference(const MachineFunction &MF, int FI, Register &FrameReg) const override
getFrameIndexReference - This method should return the base register and offset used to reference a f...
void emitPrologue(MachineFunction &MF, MachineBasicBlock &MBB) const override
Perform most of the PEI work here:
void determineCalleeSaves(MachineFunction &MF, BitVector &SavedRegs, RegScavenger *RS) const override
This method determines which of the registers reported by TargetRegisterInfo::getCalleeSavedRegs() sh...
void orderFrameObjects(const MachineFunction &MF, SmallVectorImpl< int > &ObjectsToAllocate) const override
Order the symbols in the local stack frame.
void processFunctionBeforeFrameFinalized(MachineFunction &MF, RegScavenger *RS=nullptr) const override
processFunctionBeforeFrameFinalized - This method is called immediately before the specified function...
void inlineStackProbe(MachineFunction &MF, MachineBasicBlock &PrologueMBB) const override
Replace a StackProbe stub (if any) with the actual probe code inline.
const SpillSlot * getCalleeSavedSpillSlots(unsigned &NumEntries) const override
getCalleeSavedSpillSlots - This method returns a pointer to an array of pairs, that contains an entry...
bool spillCalleeSavedRegisters(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, ArrayRef< CalleeSavedInfo > CSI, const TargetRegisterInfo *TRI) const override
spillCalleeSavedRegisters - Issues instruction(s) to spill all callee saved registers and returns tru...
void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const override
bool needsAligna(const MachineFunction &MF) const
bool assignCalleeSavedSpillSlots(MachineFunction &MF, const TargetRegisterInfo *TRI, std::vector< CalleeSavedInfo > &CSI) const override
assignCalleeSavedSpillSlots - Allows target to override spill slot assignment logic.
bool hasReservedCallFrame(const MachineFunction &MF) const override
hasReservedCallFrame - Under normal circumstances, when a frame pointer is not required,...
bool restoreCalleeSavedRegisters(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, MutableArrayRef< CalleeSavedInfo > CSI, const TargetRegisterInfo *TRI) const override
restoreCalleeSavedRegisters - Issues instruction(s) to restore all callee saved registers and returns...
MachineInstrBundleIterator< MachineInstr > iterator
Representation of each machine instruction.
MachineRegisterInfo - Keep track of information for virtual and physical registers,...
Represent a mutable reference to an array (0 or more elements consecutively in memory),...
Definition ArrayRef.h:294
Wrapper class representing virtual and physical registers.
Definition Register.h:20
This class consists of common code factored out of the SmallVector class to reduce code duplication b...
StackOffset holds a fixed and a scalable offset in bytes.
Definition TypeSize.h:30
TargetFrameLowering(StackDirection D, Align StackAl, int LAO, Align TransAl=Align(1), bool StackReal=true)
TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...
This is an optimization pass for GlobalISel generic memory operations.
This struct is a compact representation of a valid (non-zero power of two) alignment.
Definition Alignment.h:39
std::map< RegisterRef, RangeList > RegToRangeMap