LLVM 19.0.0git
LoongArchTargetMachine.cpp
Go to the documentation of this file.
1//===-- LoongArchTargetMachine.cpp - Define TargetMachine for LoongArch ---===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9// Implements the info about LoongArch target spec.
10//
11//===----------------------------------------------------------------------===//
12
14#include "LoongArch.h"
20#include "llvm/CodeGen/Passes.h"
26#include <optional>
27
28using namespace llvm;
29
30#define DEBUG_TYPE "loongarch"
31
33 // Register the target.
41}
42
44 "loongarch-enable-dead-defs", cl::Hidden,
45 cl::desc("Enable the pass that removes dead"
46 " definitons and replaces stores to"
47 " them with stores to r0"),
48 cl::init(true));
49
50static cl::opt<bool>
51 EnableLoopDataPrefetch("loongarch-enable-loop-data-prefetch", cl::Hidden,
52 cl::desc("Enable the loop data prefetch pass"),
53 cl::init(false));
54
55static std::string computeDataLayout(const Triple &TT) {
56 if (TT.isArch64Bit())
57 return "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128";
58 assert(TT.isArch32Bit() && "only LA32 and LA64 are currently supported");
59 return "e-m:e-p:32:32-i64:64-n32-S128";
60}
61
63 std::optional<Reloc::Model> RM) {
64 return RM.value_or(Reloc::Static);
65}
66
69 std::optional<CodeModel::Model> CM) {
70 if (!CM)
71 return CodeModel::Small;
72
73 switch (*CM) {
75 return *CM;
78 if (!TT.isArch64Bit())
79 report_fatal_error("Medium/Large code model requires LA64");
80 return *CM;
81 default:
83 "Only small, medium and large code models are allowed on LoongArch");
84 }
85}
86
88 const Target &T, const Triple &TT, StringRef CPU, StringRef FS,
89 const TargetOptions &Options, std::optional<Reloc::Model> RM,
90 std::optional<CodeModel::Model> CM, CodeGenOptLevel OL, bool JIT)
91 : LLVMTargetMachine(T, computeDataLayout(TT), TT, CPU, FS, Options,
94 TLOF(std::make_unique<TargetLoweringObjectFileELF>()) {
96}
97
99
100const LoongArchSubtarget *
102 Attribute CPUAttr = F.getFnAttribute("target-cpu");
103 Attribute TuneAttr = F.getFnAttribute("tune-cpu");
104 Attribute FSAttr = F.getFnAttribute("target-features");
105
106 std::string CPU =
107 CPUAttr.isValid() ? CPUAttr.getValueAsString().str() : TargetCPU;
108 std::string TuneCPU =
109 TuneAttr.isValid() ? TuneAttr.getValueAsString().str() : CPU;
110 std::string FS =
111 FSAttr.isValid() ? FSAttr.getValueAsString().str() : TargetFS;
112
113 std::string Key = CPU + TuneCPU + FS;
114 auto &I = SubtargetMap[Key];
115 if (!I) {
116 // This needs to be done before we create a new subtarget since any
117 // creation will depend on the TM and the code generation flags on the
118 // function that reside in TargetOptions.
120 auto ABIName = Options.MCOptions.getABIName();
121 if (const MDString *ModuleTargetABI = dyn_cast_or_null<MDString>(
122 F.getParent()->getModuleFlag("target-abi"))) {
123 auto TargetABI = LoongArchABI::getTargetABI(ABIName);
124 if (TargetABI != LoongArchABI::ABI_Unknown &&
125 ModuleTargetABI->getString() != ABIName) {
126 report_fatal_error("-target-abi option != target-abi module flag");
127 }
128 ABIName = ModuleTargetABI->getString();
129 }
130 I = std::make_unique<LoongArchSubtarget>(TargetTriple, CPU, TuneCPU, FS,
131 ABIName, *this);
132 }
133 return I.get();
134}
135
137 BumpPtrAllocator &Allocator, const Function &F,
138 const TargetSubtargetInfo *STI) const {
139 return LoongArchMachineFunctionInfo::create<LoongArchMachineFunctionInfo>(
140 Allocator, F, STI);
141}
142
143namespace {
144class LoongArchPassConfig : public TargetPassConfig {
145public:
146 LoongArchPassConfig(LoongArchTargetMachine &TM, PassManagerBase &PM)
147 : TargetPassConfig(TM, PM) {}
148
149 LoongArchTargetMachine &getLoongArchTargetMachine() const {
150 return getTM<LoongArchTargetMachine>();
151 }
152
153 void addIRPasses() override;
154 bool addInstSelector() override;
155 void addPreEmitPass() override;
156 void addPreEmitPass2() override;
157 void addMachineSSAOptimization() override;
158 void addPreRegAlloc() override;
159 bool addRegAssignAndRewriteFast() override;
160 bool addRegAssignAndRewriteOptimized() override;
161};
162} // end namespace
163
166 return new LoongArchPassConfig(*this, PM);
167}
168
169void LoongArchPassConfig::addIRPasses() {
170 // Run LoopDataPrefetch
171 //
172 // Run this before LSR to remove the multiplies involved in computing the
173 // pointer values N iterations ahead.
174 if (TM->getOptLevel() != CodeGenOptLevel::None && EnableLoopDataPrefetch)
177
179}
180
181bool LoongArchPassConfig::addInstSelector() {
182 addPass(createLoongArchISelDag(getLoongArchTargetMachine()));
183
184 return false;
185}
186
190}
191
192void LoongArchPassConfig::addPreEmitPass() { addPass(&BranchRelaxationPassID); }
193
194void LoongArchPassConfig::addPreEmitPass2() {
196 // Schedule the expansion of AtomicPseudos at the last possible moment,
197 // avoiding the possibility for other passes to break the requirements for
198 // forward progress in the LL/SC block.
200}
201
202void LoongArchPassConfig::addMachineSSAOptimization() {
204
205 if (TM->getTargetTriple().isLoongArch64()) {
207 }
208}
209
210void LoongArchPassConfig::addPreRegAlloc() {
212}
213
214bool LoongArchPassConfig::addRegAssignAndRewriteFast() {
215 if (TM->getOptLevel() != CodeGenOptLevel::None &&
219}
220
221bool LoongArchPassConfig::addRegAssignAndRewriteOptimized() {
222 if (TM->getOptLevel() != CodeGenOptLevel::None &&
226}
static cl::opt< bool > EnableLoopDataPrefetch("aarch64-enable-loop-data-prefetch", cl::Hidden, cl::desc("Enable the loop data prefetch pass"), cl::init(true))
#define LLVM_EXTERNAL_VISIBILITY
Definition: Compiler.h:135
static GCMetadataPrinterRegistry::Add< ErlangGCPrinter > X("erlang", "erlang-compatible garbage collector")
static LVOptions Options
Definition: LVOptions.cpp:25
static std::string computeDataLayout()
static cl::opt< bool > EnableLoongArchDeadRegisterElimination("loongarch-enable-dead-defs", cl::Hidden, cl::desc("Enable the pass that removes dead" " definitons and replaces stores to" " them with stores to r0"), cl::init(true))
static cl::opt< bool > EnableLoopDataPrefetch("loongarch-enable-loop-data-prefetch", cl::Hidden, cl::desc("Enable the loop data prefetch pass"), cl::init(false))
static CodeModel::Model getEffectiveLoongArchCodeModel(const Triple &TT, std::optional< CodeModel::Model > CM)
static Reloc::Model getEffectiveRelocModel(const Triple &TT, std::optional< Reloc::Model > RM)
LLVM_EXTERNAL_VISIBILITY void LLVMInitializeLoongArchTarget()
This file a TargetTransformInfo::Concept conforming object specific to the LoongArch target machine.
#define F(x, y, z)
Definition: MD5.cpp:55
#define I(x, y, z)
Definition: MD5.cpp:58
static GCMetadataPrinterRegistry::Add< OcamlGCMetadataPrinter > Y("ocaml", "ocaml 3.10-compatible collector")
const char LLVMTargetMachineRef TM
Basic Register Allocator
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
Target-Independent Code Generator Pass Configuration Options pass.
This pass exposes codegen information to IR-level passes.
StringRef getValueAsString() const
Return the attribute's value as a string.
Definition: Attributes.cpp:391
bool isValid() const
Return true if the attribute is any kind of attribute.
Definition: Attributes.h:203
Allocate memory in an ever growing pool, as if by bump-pointer.
Definition: Allocator.h:66
This class describes a target machine that is implemented with the LLVM target-independent code gener...
LoongArchTargetMachine(const Target &T, const Triple &TT, StringRef CPU, StringRef FS, const TargetOptions &Options, std::optional< Reloc::Model > RM, std::optional< CodeModel::Model > CM, CodeGenOptLevel OL, bool JIT)
const LoongArchSubtarget * getSubtargetImpl() const =delete
TargetPassConfig * createPassConfig(PassManagerBase &PM) override
Create a pass configuration object to be used by addPassToEmitX methods for generating a pipeline of ...
TargetTransformInfo getTargetTransformInfo(const Function &F) const override
Get a TargetTransformInfo implementation for the target.
MachineFunctionInfo * createMachineFunctionInfo(BumpPtrAllocator &Allocator, const Function &F, const TargetSubtargetInfo *STI) const override
Create the target's instance of MachineFunctionInfo.
StringRef getABIName() const
getABIName - If this returns a non-empty string this represents the textual name of the ABI that we w...
A single uniqued string.
Definition: Metadata.h:720
static PassRegistry * getPassRegistry()
getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:50
std::string str() const
str - Get the contents as an std::string.
Definition: StringRef.h:223
Triple TargetTriple
Triple string, CPU name, and target feature strings the TargetMachine instance is created with.
Definition: TargetMachine.h:96
std::string TargetFS
Definition: TargetMachine.h:98
std::string TargetCPU
Definition: TargetMachine.h:97
std::unique_ptr< const MCSubtargetInfo > STI
TargetOptions Options
void resetTargetOptions(const Function &F) const
Reset the target options based on the function's attributes.
MCTargetOptions MCOptions
Machine level options.
Target-Independent Code Generator Pass Configuration Options.
virtual bool addRegAssignAndRewriteFast()
Add core register allocator passes which do the actual register assignment and rewriting.
virtual void addIRPasses()
Add common target configurable passes that perform LLVM IR to IR transforms following machine indepen...
virtual void addMachineSSAOptimization()
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.
virtual bool addRegAssignAndRewriteOptimized()
TargetSubtargetInfo - Generic base class for all target subtargets.
This pass provides access to the codegen interfaces that are needed for IR-level transformations.
Target - Wrapper for Target specific information.
Triple - Helper class for working with autoconf configuration names.
Definition: Triple.h:44
PassManagerBase - An abstract interface to allow code to add passes to a pass manager without having ...
ABI getTargetABI(StringRef ABIName)
initializer< Ty > init(const Ty &Val)
Definition: CommandLine.h:443
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:18
Target & getTheLoongArch64Target()
FunctionPass * createLoongArchExpandAtomicPseudoPass()
FunctionPass * createLoongArchDeadRegisterDefinitionsPass()
void initializeLoongArchDAGToDAGISelLegacyPass(PassRegistry &)
void initializeLoongArchPreRAExpandPseudoPass(PassRegistry &)
FunctionPass * createLoongArchISelDag(LoongArchTargetMachine &TM)
char & BranchRelaxationPassID
BranchRelaxation - This pass replaces branches that need to jump further than is supported by a branc...
FunctionPass * createLoongArchOptWInstrsPass()
FunctionPass * createLoopDataPrefetchPass()
void report_fatal_error(Error Err, bool gen_crash_diag=true)
Report a serious error, calling any installed error handler.
Definition: Error.cpp:167
CodeGenOptLevel
Code generation optimization level.
Definition: CodeGen.h:54
Target & getTheLoongArch32Target()
FunctionPass * createLoongArchPreRAExpandPseudoPass()
void initializeLoongArchOptWInstrsPass(PassRegistry &)
FunctionPass * createLoongArchExpandPseudoPass()
FunctionPass * createAtomicExpandLegacyPass()
AtomicExpandPass - At IR level this pass replace atomic instructions with __atomic_* library calls,...
void initializeLoongArchDeadRegisterDefinitionsPass(PassRegistry &)
Implement std::hash so that hash_code can be used in STL containers.
Definition: BitVector.h:858
MachineFunctionInfo - This class can be derived from and used by targets to hold private target-speci...
RegisterTargetMachine - Helper template for registering a target machine implementation,...