llvm::SIRegisterInfo Class Reference

#include "Target/AMDGPU/SIRegisterInfo.h"

Inheritance diagram for llvm::SIRegisterInfo:

Collaboration diagram for llvm::SIRegisterInfo:

Classes
struct	SpilledReg

Public Member Functions
	SIRegisterInfo (const GCNSubtarget &ST)
bool	spillSGPRToVGPR () const
MCRegister	reservedPrivateSegmentBufferReg (const MachineFunction &MF) const
	Return the end register initially reserved for the scratch buffer in case spilling is needed. More...
BitVector	getReservedRegs (const MachineFunction &MF) const override
bool	isAsmClobberable (const MachineFunction &MF, MCRegister PhysReg) const override
const MCPhysReg *	getCalleeSavedRegs (const MachineFunction *MF) const override
const MCPhysReg *	getCalleeSavedRegsViaCopy (const MachineFunction *MF) const
const uint32_t *	getCallPreservedMask (const MachineFunction &MF, CallingConv::ID) const override
const uint32_t *	getNoPreservedMask () const override
unsigned	getCSRFirstUseCost () const override
const TargetRegisterClass *	getLargestLegalSuperClass (const TargetRegisterClass *RC, const MachineFunction &MF) const override
Register	getFrameRegister (const MachineFunction &MF) const override
bool	hasBasePointer (const MachineFunction &MF) const
Register	getBaseRegister () const
bool	shouldRealignStack (const MachineFunction &MF) const override
bool	requiresRegisterScavenging (const MachineFunction &Fn) const override
bool	requiresFrameIndexScavenging (const MachineFunction &MF) const override
bool	requiresFrameIndexReplacementScavenging (const MachineFunction &MF) const override
bool	requiresVirtualBaseRegisters (const MachineFunction &Fn) const override
int64_t	getScratchInstrOffset (const MachineInstr *MI) const
int64_t	getFrameIndexInstrOffset (const MachineInstr *MI, int Idx) const override
bool	needsFrameBaseReg (MachineInstr *MI, int64_t Offset) const override
Register	materializeFrameBaseRegister (MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const override
void	resolveFrameIndex (MachineInstr &MI, Register BaseReg, int64_t Offset) const override
bool	isFrameOffsetLegal (const MachineInstr *MI, Register BaseReg, int64_t Offset) const override
const TargetRegisterClass *	getPointerRegClass (const MachineFunction &MF, unsigned Kind=0) const override
const TargetRegisterClass *	getCrossCopyRegClass (const TargetRegisterClass *RC) const override
	Returns a legal register class to copy a register in the specified class to or from. More...
void	buildVGPRSpillLoadStore (SGPRSpillBuilder &SB, int Index, int Offset, bool IsLoad, bool IsKill=true) const
bool	spillSGPR (MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false) const
	If OnlyToVGPR is true, this will only succeed if this. More...
bool	restoreSGPR (MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false) const
bool	spillEmergencySGPR (MachineBasicBlock::iterator MI, MachineBasicBlock &RestoreMBB, Register SGPR, RegScavenger *RS) const
void	eliminateFrameIndex (MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override
bool	eliminateSGPRToVGPRSpillFrameIndex (MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, LiveIntervals *LIS=nullptr) const
	Special case of eliminateFrameIndex. More...
StringRef	getRegAsmName (MCRegister Reg) const override
unsigned	getHWRegIndex (MCRegister Reg) const
const LLVM_READONLY TargetRegisterClass *	getVGPRClassForBitWidth (unsigned BitWidth) const
const LLVM_READONLY TargetRegisterClass *	getAGPRClassForBitWidth (unsigned BitWidth) const
const LLVM_READONLY TargetRegisterClass *	getVectorSuperClassForBitWidth (unsigned BitWidth) const
const TargetRegisterClass *	getPhysRegClass (MCRegister Reg) const
	Return the 'base' register class for this register. More...
bool	isSGPRClassID (unsigned RCID) const
bool	isSGPRReg (const MachineRegisterInfo &MRI, Register Reg) const
bool	isVectorSuperClass (const TargetRegisterClass *RC) const
bool	isVSSuperClass (const TargetRegisterClass *RC) const
const TargetRegisterClass *	getEquivalentVGPRClass (const TargetRegisterClass *SRC) const
const TargetRegisterClass *	getEquivalentAGPRClass (const TargetRegisterClass *SRC) const
const TargetRegisterClass *	getEquivalentSGPRClass (const TargetRegisterClass *VRC) const
const TargetRegisterClass *	getSubRegClass (const TargetRegisterClass *RC, unsigned SubIdx) const
const TargetRegisterClass *	getCompatibleSubRegClass (const TargetRegisterClass *SuperRC, const TargetRegisterClass *SubRC, unsigned SubIdx) const
	Returns a register class which is compatible with SuperRC, such that a subregister exists with class SubRC with subregister index SubIdx. More...
bool	shouldRewriteCopySrc (const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override
bool	opCanUseLiteralConstant (unsigned OpType) const
bool	opCanUseInlineConstant (unsigned OpType) const
MCRegister	findUnusedRegister (const MachineRegisterInfo &MRI, const TargetRegisterClass *RC, const MachineFunction &MF, bool ReserveHighestVGPR=false) const
	Returns a lowest register that is not used at any point in the function. More...
const TargetRegisterClass *	getRegClassForReg (const MachineRegisterInfo &MRI, Register Reg) const
bool	isVGPR (const MachineRegisterInfo &MRI, Register Reg) const
bool	isAGPR (const MachineRegisterInfo &MRI, Register Reg) const
bool	isVectorRegister (const MachineRegisterInfo &MRI, Register Reg) const
bool	isConstantPhysReg (MCRegister PhysReg) const override
bool	isDivergentRegClass (const TargetRegisterClass *RC) const override
ArrayRef< int16_t >	getRegSplitParts (const TargetRegisterClass *RC, unsigned EltSize) const
bool	shouldCoalesce (MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &LIS) const override
unsigned	getRegPressureLimit (const TargetRegisterClass *RC, MachineFunction &MF) const override
unsigned	getRegPressureSetLimit (const MachineFunction &MF, unsigned Idx) const override
const int *	getRegUnitPressureSets (unsigned RegUnit) const override
MCRegister	getReturnAddressReg (const MachineFunction &MF) const
const TargetRegisterClass *	getRegClassForSizeOnBank (unsigned Size, const RegisterBank &Bank) const
const TargetRegisterClass *	getRegClassForTypeOnBank (LLT Ty, const RegisterBank &Bank) const
const TargetRegisterClass *	getConstrainedRegClassForOperand (const MachineOperand &MO, const MachineRegisterInfo &MRI) const override
const TargetRegisterClass *	getBoolRC () const
const TargetRegisterClass *	getWaveMaskRegClass () const
const TargetRegisterClass *	getVGPR64Class () const
MCRegister	getVCC () const
const TargetRegisterClass *	getRegClass (unsigned RCID) const
MachineInstr *	findReachingDef (Register Reg, unsigned SubReg, MachineInstr &Use, MachineRegisterInfo &MRI, LiveIntervals *LIS) const
const uint32_t *	getAllVGPRRegMask () const
const uint32_t *	getAllAGPRRegMask () const
const uint32_t *	getAllVectorRegMask () const
const uint32_t *	getAllAllocatableSRegMask () const
unsigned	getChannelFromSubReg (unsigned SubReg) const
unsigned	getNumChannelsFromSubReg (unsigned SubReg) const
MCPhysReg	get32BitRegister (MCPhysReg Reg) const
bool	isProperlyAlignedRC (const TargetRegisterClass &RC) const
const TargetRegisterClass *	getProperlyAlignedRC (const TargetRegisterClass *RC) const
ArrayRef< MCPhysReg >	getAllSGPR128 (const MachineFunction &MF) const
	Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget. More...
ArrayRef< MCPhysReg >	getAllSGPR64 (const MachineFunction &MF) const
	Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget. More...
ArrayRef< MCPhysReg >	getAllSGPR32 (const MachineFunction &MF) const
	Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget. More...
void	buildSpillLoadStore (MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, const DebugLoc &DL, unsigned LoadStoreOp, int Index, Register ValueReg, bool ValueIsKill, MCRegister ScratchOffsetReg, int64_t InstrOffset, MachineMemOperand *MMO, RegScavenger *RS, LivePhysRegs *LiveRegs=nullptr) const

Static Public Member Functions
static unsigned	getSubRegFromChannel (unsigned Channel, unsigned NumRegs=1)
static const LLVM_READONLY TargetRegisterClass *	getSGPRClassForBitWidth (unsigned BitWidth)
static bool	isSGPRClass (const TargetRegisterClass *RC)
static bool	isVGPRClass (const TargetRegisterClass *RC)
static bool	isAGPRClass (const TargetRegisterClass *RC)
static bool	hasVGPRs (const TargetRegisterClass *RC)
static bool	hasAGPRs (const TargetRegisterClass *RC)
static bool	hasSGPRs (const TargetRegisterClass *RC)
static bool	hasVectorRegisters (const TargetRegisterClass *RC)
static unsigned	getNumCoveredRegs (LaneBitmask LM)

Detailed Description

Definition at line 30 of file SIRegisterInfo.h.

Constructor & Destructor Documentation

SIRegisterInfo()

SIRegisterInfo::SIRegisterInfo

(

const GCNSubtarget &

ST

)

Definition at line 319 of file SIRegisterInfo.cpp.

References assert(), llvm::call_once(), E, llvm::MCRegister::from(), lo16(), llvm::M0(), llvm::BitVector::resize(), llvm::BitVector::set(), llvm::size(), and SubRegFromChannelTableWidthMap.

Member Function Documentation

buildSpillLoadStore()

void SIRegisterInfo::buildSpillLoadStore	(	MachineBasicBlock &	MBB,
		MachineBasicBlock::iterator	MI,
		const DebugLoc &	DL,
		unsigned	LoadStoreOp,
		int	Index,
		Register	ValueReg,
		bool	ValueIsKill,
		MCRegister	ScratchOffsetReg,
		int64_t	InstrOffset,
		MachineMemOperand *	MMO,
		RegScavenger *	RS,
		LivePhysRegs *	LiveRegs = nullptr
	)		const

Definition at line 1270 of file SIRegisterInfo.cpp.

References llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), assert(), llvm::LivePhysRegs::available(), llvm::BuildMI(), llvm::commonAlignment(), llvm::LivePhysRegs::contains(), DL, llvm::numbers::e, llvm::SIInstrFlags::FlatScratch, llvm::GCNSubtarget::getConstantBusLimit(), llvm::getDefRegState(), llvm::MachineMemOperand::getFlags(), llvm::AMDGPU::getFlatScratchInstSTfromSS(), llvm::AMDGPU::getFlatScratchInstSVfromSS(), getFlatScratchSpillOpcode(), llvm::MachineFunction::getFrameInfo(), llvm::TargetRegisterClass::getID(), llvm::MachineFunction::getInfo(), llvm::GCNSubtarget::getInstrInfo(), llvm::getKillRegState(), llvm::MachineFunction::getMachineMemOperand(), llvm::AMDGPU::getNamedOperandIdx(), llvm::MachineFrameInfo::getObjectAlign(), llvm::MachineFrameInfo::getObjectOffset(), getOffenMUBUFLoad(), getOffenMUBUFStore(), llvm::MachineBasicBlock::getParent(), llvm::MachineMemOperand::getPointerInfo(), llvm::AMDGPU::getRegBitWidth(), getRegClassForReg(), llvm::MachineFunction::getRegInfo(), llvm::SIMachineFunctionInfo::getScratchRSrcReg(), llvm::SIMachineFunctionInfo::getStackPtrOffsetReg(), getSubRegFromChannel(), llvm::SIMachineFunctionInfo::getVGPRForAGPRCopy(), llvm::AMDGPUSubtarget::getWavefrontSize(), llvm::MachinePointerInfo::getWithOffset(), llvm::GCNSubtarget::hasFlatScratchSTMode(), llvm::GCNSubtarget::hasGFX90AInsts(), i, llvm::RegState::Implicit, llvm::RegState::ImplicitDefine, isAGPRClass(), llvm::AMDGPUMachineFunction::isEntryFunction(), llvm::SIInstrInfo::isLegalMUBUFImmOffset(), llvm::RegScavenger::isRegUsed(), llvm::MachineRegisterInfo::isReserved(), llvm::RegState::Kill, MBB, MI, llvm::min(), llvm::AMDGPUAS::PRIVATE_ADDRESS, llvm::MachineInstr::ReloadReuse, llvm::report_fatal_error(), llvm::RegScavenger::scavengeRegister(), llvm::AMDGPU::CPol::SCC, llvm::MachineInstr::setAsmPrinterFlag(), llvm::RegScavenger::setRegUsed(), spillVGPRtoAGPR(), SubReg, and TII.

Referenced by buildVGPRSpillLoadStore(), and eliminateFrameIndex().

buildVGPRSpillLoadStore()

void SIRegisterInfo::buildVGPRSpillLoadStore	(	SGPRSpillBuilder &	SB,
		int	Index,
		int	Offset,
		bool	IsLoad,
		bool	IsKill = true
	)		const

Definition at line 1636 of file SIRegisterInfo.cpp.

References llvm::SIMachineFunctionInfo::addToSpilledVGPRs(), assert(), buildSpillLoadStore(), llvm::SGPRSpillBuilder::DL, llvm::SGPRSpillBuilder::EltSize, llvm::GCNSubtarget::enableFlatScratch(), getBaseRegister(), llvm::MachinePointerInfo::getFixedStack(), llvm::MachineFunction::getFrameInfo(), getFrameRegister(), llvm::MachineFunction::getMachineMemOperand(), llvm::MachineFrameInfo::getObjectAlign(), llvm::MachineFrameInfo::getStackID(), hasBasePointer(), llvm::MachineFrameInfo::isFixedObjectIndex(), llvm::SGPRSpillBuilder::MBB, llvm::SGPRSpillBuilder::MF, llvm::SGPRSpillBuilder::MFI, llvm::SGPRSpillBuilder::MI, llvm::MachineMemOperand::MOLoad, llvm::MachineMemOperand::MOStore, llvm::SGPRSpillBuilder::RS, llvm::TargetStackID::SGPRSpill, and llvm::SGPRSpillBuilder::TmpVGPR.

Referenced by llvm::SGPRSpillBuilder::prepare(), llvm::SGPRSpillBuilder::readWriteTmpVGPR(), and llvm::SGPRSpillBuilder::restore().

eliminateFrameIndex()

void SIRegisterInfo::eliminateFrameIndex ( MachineBasicBlock::iterator  MI, int  SPAdj, unsigned  FIOperandNum, RegScavenger *  RS  ) const

override

Definition at line 1973 of file SIRegisterInfo.cpp.

References llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), llvm::SIMachineFunctionInfo::addToSpilledVGPRs(), assert(), llvm::BuildMI(), buildMUBUFOffsetLoadStore(), buildSpillLoadStore(), llvm::MachineOperand::ChangeToImmediate(), llvm::MachineOperand::ChangeToRegister(), DL, llvm::GCNSubtarget::enableFlatScratch(), llvm::SIInstrFlags::FlatScratch, getBaseRegister(), llvm::AMDGPU::getFlatScratchInstSTfromSS(), llvm::AMDGPU::getFlatScratchInstSVfromSVS(), llvm::MachineFunction::getFrameInfo(), getFrameRegister(), llvm::MachineOperand::getImm(), llvm::MachineFunction::getInfo(), llvm::GCNSubtarget::getInstrInfo(), llvm::AMDGPU::getNamedOperandIdx(), getNumSubRegsForSpillOp(), llvm::MachineInstr::getOpcode(), llvm::MachineInstrBuilder::getReg(), llvm::MachineOperand::getReg(), llvm::SIMachineFunctionInfo::getStackPtrOffsetReg(), llvm::AMDGPUSubtarget::getWavefrontSizeLog2(), hasBasePointer(), llvm::GCNSubtarget::hasFlatScratchSTMode(), llvm::AMDGPUSubtarget::hasInv2PiInlineImm(), llvm::AMDGPUMachineFunction::isEntryFunction(), llvm::AMDGPU::isInlinableLiteral32(), llvm::MachineOperand::isKill(), llvm::SIInstrInfo::isLegalMUBUFImmOffset(), llvm::RegScavenger::isRegUsed(), isSGPRClass(), llvm::Register::isValid(), llvm::RegState::Kill, llvm::M0(), MBB, MI, llvm::AMDGPUAS::PRIVATE_ADDRESS, llvm::report_fatal_error(), restoreSGPR(), llvm::RegScavenger::scavengeRegister(), llvm::AMDGPU::CPol::SCC, llvm::MachineOperand::setImm(), llvm::MachineOperand::setIsKill(), llvm::MachineOperand::setReg(), Shift, spillSGPR(), and TII.

eliminateSGPRToVGPRSpillFrameIndex()

bool SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex	(	MachineBasicBlock::iterator	MI,
		int	FI,
		RegScavenger *	RS,
		LiveIntervals *	LIS = nullptr
	)		const

Special case of eliminateFrameIndex.

Returns true if the SGPR was spilled to a VGPR and the stack slot can be safely eliminated when all other users are handled.

Definition at line 1940 of file SIRegisterInfo.cpp.

References llvm_unreachable, MI, restoreSGPR(), and spillSGPR().

findReachingDef()

MachineInstr * SIRegisterInfo::findReachingDef	(	Register	Reg,
		unsigned	SubReg,
		MachineInstr &	Use,
		MachineRegisterInfo &	MRI,
		LiveIntervals *	LIS
	)		const

Definition at line 2958 of file SIRegisterInfo.cpp.

References assert(), llvm::tgtok::Def, llvm::VNInfo::def, llvm::Pass::getAnalysis(), llvm::LiveIntervals::getInstructionFromIndex(), llvm::LiveIntervals::getInstructionIndex(), llvm::LiveIntervals::getInterval(), llvm::MachineRegisterInfo::getMaxLaneMaskForVReg(), llvm::LiveIntervals::getRegUnit(), llvm::LiveRange::getVNInfoAt(), llvm::LiveIntervals::hasInterval(), llvm::LiveInterval::hasSubRanges(), llvm::SlotIndex::isValid(), llvm::MCRegisterInfo::DiffListIterator::isValid(), MRI, S, llvm::LiveInterval::subranges(), and SubReg.

findUnusedRegister()

MCRegister SIRegisterInfo::findUnusedRegister	(	const MachineRegisterInfo &	MRI,
		const TargetRegisterClass *	RC,
		const MachineFunction &	MF,
		bool	ReserveHighestVGPR = false
	)		const

Returns a lowest register that is not used at any point in the function.

If all registers are used, then this function will return AMDGPU::NoRegister. If ReserveHighestVGPR = true, then return highest unused register.

Definition at line 2780 of file SIRegisterInfo.cpp.

References llvm::MachineRegisterInfo::isAllocatable(), llvm::MachineRegisterInfo::isPhysRegUsed(), MRI, and llvm::reverse().

get32BitRegister()

MCPhysReg SIRegisterInfo::get32BitRegister

(

MCPhysReg

Reg

)

const

Definition at line 3012 of file SIRegisterInfo.cpp.

References assert(), getPhysRegClass(), and lo16().

Referenced by llvm::SIInstrInfo::copyPhysReg(), and llvm::SIInstrInfo::FoldImmediate().

getAGPRClassForBitWidth()

const TargetRegisterClass * SIRegisterInfo::getAGPRClassForBitWidth

(

unsigned

BitWidth

)

const

Definition at line 2504 of file SIRegisterInfo.cpp.

References llvm::BitWidth, getAlignedAGPRClassForBitWidth(), getAnyAGPRClassForBitWidth(), and llvm::GCNSubtarget::needsAlignedVGPRs().

Referenced by getEquivalentAGPRClass(), getRegClassForSizeOnBank(), getSubRegClass(), and isProperlyAlignedRC().

getAllAGPRRegMask()

const uint32_t * SIRegisterInfo::getAllAGPRRegMask

(

)

const

Definition at line 517 of file SIRegisterInfo.cpp.

getAllAllocatableSRegMask()

const uint32_t * SIRegisterInfo::getAllAllocatableSRegMask

(

)

const

Definition at line 525 of file SIRegisterInfo.cpp.

getAllSGPR128()

ArrayRef< MCPhysReg > SIRegisterInfo::getAllSGPR128

(

const MachineFunction &

MF

)

const

Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget.

Definition at line 3078 of file SIRegisterInfo.cpp.

References llvm::sys::path::begin(), llvm::GCNSubtarget::getMaxNumSGPRs(), and llvm::makeArrayRef().

getAllSGPR32()

ArrayRef< MCPhysReg > SIRegisterInfo::getAllSGPR32

(

const MachineFunction &

MF

)

const

Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget.

Definition at line 3090 of file SIRegisterInfo.cpp.

References llvm::sys::path::begin(), llvm::GCNSubtarget::getMaxNumSGPRs(), and llvm::makeArrayRef().

getAllSGPR64()

ArrayRef< MCPhysReg > SIRegisterInfo::getAllSGPR64

(

const MachineFunction &

MF

)

const

Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget.

Definition at line 3084 of file SIRegisterInfo.cpp.

References llvm::sys::path::begin(), llvm::GCNSubtarget::getMaxNumSGPRs(), and llvm::makeArrayRef().

getAllVectorRegMask()

const uint32_t * SIRegisterInfo::getAllVectorRegMask

(

)

const

Definition at line 521 of file SIRegisterInfo.cpp.

getAllVGPRRegMask()

const uint32_t * SIRegisterInfo::getAllVGPRRegMask

(

)

const

Definition at line 513 of file SIRegisterInfo.cpp.

getBaseRegister()

Register SIRegisterInfo::getBaseRegister

(

)

const

Definition at line 511 of file SIRegisterInfo.cpp.

Referenced by buildVGPRSpillLoadStore(), eliminateFrameIndex(), and getReservedRegs().

getBoolRC()

const TargetRegisterClass* llvm::SIRegisterInfo::getBoolRC ( ) const

inline

Definition at line 331 of file SIRegisterInfo.h.

Referenced by llvm::SIInstrInfo::convertNonUniformIfRegion(), llvm::SIInstrInfo::convertNonUniformLoopRegion(), llvm::SIInstrInfo::getAddNoCarry(), llvm::GCNSubtarget::getBoolRC(), getRegClass(), llvm::SIInstrInfo::insertEQ(), llvm::SIInstrInfo::insertNE(), and llvm::SIInstrInfo::insertVectorSelect().

getCalleeSavedRegs()

const MCPhysReg * SIRegisterInfo::getCalleeSavedRegs ( const MachineFunction *  MF ) const

override

Definition at line 390 of file SIRegisterInfo.cpp.

References llvm::CallingConv::AMDGPU_Gfx, llvm::CallingConv::C, llvm::CallingConv::Cold, llvm::CallingConv::Fast, llvm::Function::getCallingConv(), llvm::MachineFunction::getFunction(), and llvm::GCNSubtarget::hasGFX90AInsts().

getCalleeSavedRegsViaCopy()

const MCPhysReg * SIRegisterInfo::getCalleeSavedRegsViaCopy

(

const MachineFunction *

MF

)

const

Definition at line 411 of file SIRegisterInfo.cpp.

getCallPreservedMask()

const uint32_t * SIRegisterInfo::getCallPreservedMask ( const MachineFunction &  MF, CallingConv::ID  CC  ) const

override

Definition at line 415 of file SIRegisterInfo.cpp.

References llvm::CallingConv::AMDGPU_Gfx, llvm::CallingConv::C, llvm::CallingConv::Cold, llvm::CallingConv::Fast, and llvm::GCNSubtarget::hasGFX90AInsts().

getChannelFromSubReg()

unsigned llvm::SIRegisterInfo::getChannelFromSubReg ( unsigned  SubReg ) const

inline

Definition at line 372 of file SIRegisterInfo.h.

References SubReg.

Referenced by expandSGPRCopy(), and llvm::SIInstrInfo::verifyInstruction().

getCompatibleSubRegClass()

const TargetRegisterClass * SIRegisterInfo::getCompatibleSubRegClass	(	const TargetRegisterClass *	SuperRC,
		const TargetRegisterClass *	SubRC,
		unsigned	SubIdx
	)		const

Returns a register class which is compatible with SuperRC, such that a subregister exists with class SubRC with subregister index SubIdx.

If this is impossible (e.g., an unaligned subregister index within a register tuple), return null.

Definition at line 2728 of file SIRegisterInfo.cpp.

References llvm::TargetRegisterClass::hasSubClassEq().

Referenced by llvm::SIInstrInfo::verifyInstruction().

getConstrainedRegClassForOperand()

const TargetRegisterClass * SIRegisterInfo::getConstrainedRegClassForOperand ( const MachineOperand &  MO, const MachineRegisterInfo &  MRI  ) const

override

Definition at line 2920 of file SIRegisterInfo.cpp.

References llvm::PointerUnion< PTs >::dyn_cast(), llvm::MachineOperand::getReg(), getRegClassForTypeOnBank(), llvm::MachineRegisterInfo::getRegClassOrRegBank(), llvm::MachineRegisterInfo::getType(), and MRI.

getCrossCopyRegClass()

const TargetRegisterClass * SIRegisterInfo::getCrossCopyRegClass ( const TargetRegisterClass *  RC ) const

override

Returns a legal register class to copy a register in the specified class to or from.

If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between two registers of the specified class.

Definition at line 931 of file SIRegisterInfo.cpp.

References getEquivalentVGPRClass(), llvm::GCNSubtarget::hasGFX90AInsts(), and isAGPRClass().

getCSRFirstUseCost()

unsigned llvm::SIRegisterInfo::getCSRFirstUseCost ( ) const

inlineoverride

Definition at line 89 of file SIRegisterInfo.h.

getEquivalentAGPRClass()

const TargetRegisterClass * SIRegisterInfo::getEquivalentAGPRClass

(

const TargetRegisterClass *

SRC

)

const

Returns

An AGPR reg class with the same width as SRC

Definition at line 2690 of file SIRegisterInfo.cpp.

References assert(), and getAGPRClassForBitWidth().

Referenced by llvm::SIInstrInfo::legalizeOperands().

getEquivalentSGPRClass()

const TargetRegisterClass * SIRegisterInfo::getEquivalentSGPRClass

(

const TargetRegisterClass *

VRC

)

const

Returns

A SGPR reg class with the same width as SRC

Definition at line 2698 of file SIRegisterInfo.cpp.

References assert(), and getSGPRClassForBitWidth().

Referenced by llvm::SIInstrInfo::readlaneVGPRToSGPR().

getEquivalentVGPRClass()

const TargetRegisterClass * SIRegisterInfo::getEquivalentVGPRClass

(

const TargetRegisterClass *

SRC

)

const

Returns

A VGPR reg class with the same width as SRC

Definition at line 2682 of file SIRegisterInfo.cpp.

References assert(), and getVGPRClassForBitWidth().

Referenced by getCrossCopyRegClass(), llvm::SIInstrInfo::legalizeOperands(), llvm::SIInstrInfo::legalizeOpWithMove(), llvm::SIInstrInfo::moveToVALU(), and llvm::SIInstrInfo::readlaneVGPRToSGPR().

getFrameIndexInstrOffset()

int64_t SIRegisterInfo::getFrameIndexInstrOffset ( const MachineInstr *  MI, int  Idx  ) const

override

Definition at line 778 of file SIRegisterInfo.cpp.

References assert(), llvm::AMDGPU::getNamedOperandIdx(), getScratchInstrOffset(), llvm::SIInstrInfo::isFLATScratch(), llvm::SIInstrInfo::isMUBUF(), and MI.

getFrameRegister()

Register SIRegisterInfo::getFrameRegister ( const MachineFunction &  MF ) const

override

Definition at line 490 of file SIRegisterInfo.cpp.

References llvm::GCNSubtarget::getFrameLowering(), llvm::SIMachineFunctionInfo::getFrameOffsetReg(), llvm::MachineFunction::getInfo(), llvm::SIMachineFunctionInfo::getStackPtrOffsetReg(), llvm::SIFrameLowering::hasFP(), and llvm::AMDGPUMachineFunction::isEntryFunction().

Referenced by buildVGPRSpillLoadStore(), eliminateFrameIndex(), and llvm::SIFrameLowering::getFrameIndexReference().

getHWRegIndex()

unsigned llvm::SIRegisterInfo::getHWRegIndex ( MCRegister  Reg ) const

inline

Definition at line 165 of file SIRegisterInfo.h.

Referenced by llvm::SIInstrInfo::copyPhysReg(), indirectCopyToAGPR(), and llvm::SIInstrInfo::verifyInstruction().

getLargestLegalSuperClass()

const TargetRegisterClass * SIRegisterInfo::getLargestLegalSuperClass ( const TargetRegisterClass *  RC, const MachineFunction &  MF  ) const

override

Definition at line 436 of file SIRegisterInfo.cpp.

References llvm::TargetRegisterInfo::getLargestLegalSuperClass(), llvm::GCNSubtarget::hasMAIInsts(), isAGPRClass(), and isVGPRClass().

Referenced by llvm::SIInstrInfo::isLegalRegOperand().

getNoPreservedMask()

const uint32_t * SIRegisterInfo::getNoPreservedMask ( ) const

override

Definition at line 431 of file SIRegisterInfo.cpp.

getNumChannelsFromSubReg()

unsigned llvm::SIRegisterInfo::getNumChannelsFromSubReg ( unsigned  SubReg ) const

inline

Definition at line 377 of file SIRegisterInfo.h.

References getNumCoveredRegs(), and SubReg.

Referenced by getSubRegClass().

getNumCoveredRegs()

static unsigned llvm::SIRegisterInfo::getNumCoveredRegs ( LaneBitmask  LM )

inlinestatic

Definition at line 361 of file SIRegisterInfo.h.

References llvm::countPopulation(), llvm::LaneBitmask::getAsInteger(), and llvm::BitmaskEnumDetail::Mask().

Referenced by getNumChannelsFromSubReg(), getUsedRegMask(), and llvm::GCNRegPressure::inc().

getPhysRegClass()

const TargetRegisterClass * SIRegisterInfo::getPhysRegClass

(

MCRegister

Reg

)

const

Return the 'base' register class for this register.

e.g. SGPR0 => SReg_32, VGPR => VGPR_32 SGPR0_SGPR1 -> SReg_32, etc.

Definition at line 2603 of file SIRegisterInfo.cpp.

Referenced by llvm::SIInstrInfo::copyPhysReg(), llvm::SIInstrInfo::FoldImmediate(), get32BitRegister(), llvm::SIInstrInfo::getOpRegClass(), getRegClassForReg(), isSGPRReg(), and llvm::SGPRSpillBuilder::SGPRSpillBuilder().

getPointerRegClass()

const TargetRegisterClass * SIRegisterInfo::getPointerRegClass ( const MachineFunction &  MF, unsigned  Kind = 0  ) const

override

Definition at line 922 of file SIRegisterInfo.cpp.

getProperlyAlignedRC()

const TargetRegisterClass * SIRegisterInfo::getProperlyAlignedRC

(

const TargetRegisterClass *

RC

)

const

Definition at line 3045 of file SIRegisterInfo.cpp.

References getAlignedAGPRClassForBitWidth(), getAlignedVectorSuperClassForBitWidth(), getAlignedVGPRClassForBitWidth(), isAGPRClass(), isVectorSuperClass(), isVGPRClass(), and llvm::GCNSubtarget::needsAlignedVGPRs().

Referenced by adjustAllocatableRegClass().

getRegAsmName()

StringRef SIRegisterInfo::getRegAsmName ( MCRegister  Reg ) const

override

Definition at line 2391 of file SIRegisterInfo.cpp.

References llvm::AMDGPUInstPrinter::getRegisterName().

getRegClass()

const TargetRegisterClass * SIRegisterInfo::getRegClass

(

unsigned

RCID

)

const

Definition at line 2943 of file SIRegisterInfo.cpp.

References getBoolRC(), and getRegClass().

Referenced by adjustAllocatableRegClass(), llvm::SIInstrInfo::getOpSize(), llvm::SIInstrInfo::insertVectorSelect(), llvm::SIInstrInfo::isBufferSMRD(), llvm::SIInstrInfo::isLegalRegOperand(), llvm::SIInstrInfo::isOperandLegal(), isSGPRClassID(), llvm::SIInstrInfo::legalizeOpWithMove(), llvm::SIInstrInfo::moveToVALU(), and llvm::SIInstrInfo::verifyInstruction().

getRegClassForReg()

const TargetRegisterClass * SIRegisterInfo::getRegClassForReg	(	const MachineRegisterInfo &	MRI,
		Register	Reg
	)		const

Definition at line 2812 of file SIRegisterInfo.cpp.

References getPhysRegClass(), llvm::MachineRegisterInfo::getRegClass(), and MRI.

Referenced by buildSpillLoadStore(), isAGPR(), isVGPR(), llvm::SIInstrInfo::legalizeGenericOperand(), llvm::SIInstrInfo::legalizeOperandsVOP3(), llvm::SIInstrInfo::moveToVALU(), and llvm::SIInstrInfo::verifyInstruction().

getRegClassForSizeOnBank()

const TargetRegisterClass * SIRegisterInfo::getRegClassForSizeOnBank	(	unsigned	Size,
		const RegisterBank &	Bank
	)		const

Definition at line 2901 of file SIRegisterInfo.cpp.

References assert(), getAGPRClassForBitWidth(), llvm::RegisterBank::getID(), getSGPRClassForBitWidth(), getVGPRClassForBitWidth(), llvm_unreachable, and llvm::max().

Referenced by getRegClassForTypeOnBank().

getRegClassForTypeOnBank()

const TargetRegisterClass* llvm::SIRegisterInfo::getRegClassForTypeOnBank ( LLT  Ty, const RegisterBank &  Bank  ) const

inline

Definition at line 323 of file SIRegisterInfo.h.

References getRegClassForSizeOnBank(), and llvm::LLT::getSizeInBits().

Referenced by getConstrainedRegClassForOperand().

getRegPressureLimit()

unsigned SIRegisterInfo::getRegPressureLimit ( const TargetRegisterClass *  RC, MachineFunction &  MF  ) const

override

Definition at line 2853 of file SIRegisterInfo.cpp.

References llvm::MachineFunction::getFunction(), llvm::TargetRegisterClass::getID(), llvm::MachineFunction::getInfo(), llvm::AMDGPUMachineFunction::getLDSSize(), llvm::GCNSubtarget::getMaxNumSGPRs(), llvm::GCNSubtarget::getMaxNumVGPRs(), llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize(), and llvm::min().

Referenced by getRegPressureSetLimit(), and indirectCopyToAGPR().

getRegPressureSetLimit()

unsigned SIRegisterInfo::getRegPressureSetLimit ( const MachineFunction &  MF, unsigned  Idx  ) const

override

Definition at line 2872 of file SIRegisterInfo.cpp.

References getRegPressureLimit(), and llvm_unreachable.

getRegSplitParts()

ArrayRef< int16_t > SIRegisterInfo::getRegSplitParts	(	const TargetRegisterClass *	RC,
		unsigned	EltSize
	)		const

Definition at line 2796 of file SIRegisterInfo.cpp.

References assert(), llvm::AMDGPU::getRegBitWidth(), llvm::makeArrayRef(), and llvm::TargetRegisterClass::MC.

Referenced by llvm::SIInstrInfo::copyPhysReg(), expandSGPRCopy(), llvm::SIInstrInfo::materializeImmediate(), and llvm::SGPRSpillBuilder::SGPRSpillBuilder().

getRegUnitPressureSets()

const int * SIRegisterInfo::getRegUnitPressureSets ( unsigned  RegUnit ) const

override

Definition at line 2886 of file SIRegisterInfo.cpp.

getReservedRegs()

BitVector SIRegisterInfo::getReservedRegs ( const MachineFunction &  MF ) const

override

Definition at line 545 of file SIRegisterInfo.cpp.

References assert(), contains(), llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs(), getBaseRegister(), llvm::SIMachineFunctionInfo::getFrameOffsetReg(), llvm::MachineFunction::getInfo(), llvm::GCNSubtarget::getMaxNumSGPRs(), llvm::GCNSubtarget::getMaxNumVGPRs(), llvm::SIMachineFunctionInfo::getScratchRSrcReg(), llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs(), llvm::SIMachineFunctionInfo::getStackPtrOffsetReg(), llvm::SIMachineFunctionInfo::getVGPRForAGPRCopy(), llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs(), hasBasePointer(), llvm::GCNSubtarget::hasGFX90AInsts(), llvm::GCNSubtarget::hasMAIInsts(), i, lo16(), llvm::Low, llvm::M0(), llvm::BitVector::set(), llvm::SIMachineFunctionInfo::usesAGPRs(), and llvm::SIMachineFunctionInfo::WWMReservedRegs.

getReturnAddressReg()

MCRegister SIRegisterInfo::getReturnAddressReg

(

const MachineFunction &

MF

)

const

Definition at line 2895 of file SIRegisterInfo.cpp.

getScratchInstrOffset()

int64_t SIRegisterInfo::getScratchInstrOffset

(

const MachineInstr *

MI

)

const

Definition at line 770 of file SIRegisterInfo.cpp.

References assert(), llvm::AMDGPU::getNamedOperandIdx(), llvm::SIInstrInfo::isFLATScratch(), llvm::SIInstrInfo::isMUBUF(), and MI.

Referenced by getFrameIndexInstrOffset(), isFrameOffsetLegal(), and needsFrameBaseReg().

getSGPRClassForBitWidth()

const TargetRegisterClass * SIRegisterInfo::getSGPRClassForBitWidth ( unsigned  BitWidth )

static

Definition at line 2573 of file SIRegisterInfo.cpp.

References llvm::BitWidth.

Referenced by getEquivalentSGPRClass(), getRegClassForSizeOnBank(), llvm::SITargetLowering::getRegForInlineAsmConstraint(), and getSubRegClass().

getSubRegClass()

const TargetRegisterClass * SIRegisterInfo::getSubRegClass	(	const TargetRegisterClass *	RC,
		unsigned	SubIdx
	)		const

Returns

The canonical register class that is used for a sub-register of RC for the given SubIdx. If SubIdx equals NoSubRegister, RC will be returned.

Definition at line 2707 of file SIRegisterInfo.cpp.

References assert(), getAGPRClassForBitWidth(), getNumChannelsFromSubReg(), getSGPRClassForBitWidth(), getVectorSuperClassForBitWidth(), getVGPRClassForBitWidth(), isAGPRClass(), isVectorSuperClass(), and isVGPRClass().

Referenced by llvm::SIInstrInfo::verifyInstruction().

getSubRegFromChannel()

unsigned SIRegisterInfo::getSubRegFromChannel ( unsigned  Channel, unsigned  NumRegs = 1  )

static

Returns

the sub reg enum value for the given Channel (e.g. getSubRegFromChannel(0) -> AMDGPU::sub0)

Definition at line 529 of file SIRegisterInfo.cpp.

References assert(), llvm::size(), and SubRegFromChannelTableWidthMap.

Referenced by llvm::SITargetLowering::AddIMGInit(), buildSpillLoadStore(), computeIndirectRegAndOffset(), expandSGPRCopy(), and llvm::SIInstrInfo::readlaneVGPRToSGPR().

getVCC()

MCRegister SIRegisterInfo::getVCC

(

)

const

Definition at line 2932 of file SIRegisterInfo.cpp.

Referenced by llvm::SIInstrInfo::getAddNoCarry(), and llvm::SIInstrInfo::moveToVALU().

getVectorSuperClassForBitWidth()

const TargetRegisterClass * SIRegisterInfo::getVectorSuperClassForBitWidth

(

unsigned

BitWidth

)

const

Definition at line 2562 of file SIRegisterInfo.cpp.

References llvm::BitWidth, getAlignedVectorSuperClassForBitWidth(), getAnyVectorSuperClassForBitWidth(), and llvm::GCNSubtarget::needsAlignedVGPRs().

Referenced by getSubRegClass(), and isProperlyAlignedRC().

getVGPR64Class()

const TargetRegisterClass * SIRegisterInfo::getVGPR64Class

(

)

const

Definition at line 2936 of file SIRegisterInfo.cpp.

References llvm::GCNSubtarget::needsAlignedVGPRs().

Referenced by llvm::SIInstrInfo::copyPhysReg(), and llvm::SIInstrInfo::legalizeOpWithMove().

getVGPRClassForBitWidth()

const TargetRegisterClass * SIRegisterInfo::getVGPRClassForBitWidth

(

unsigned

BitWidth

)

const

Definition at line 2444 of file SIRegisterInfo.cpp.

References llvm::BitWidth, getAlignedVGPRClassForBitWidth(), getAnyVGPRClassForBitWidth(), and llvm::GCNSubtarget::needsAlignedVGPRs().

Referenced by getEquivalentVGPRClass(), getRegClassForSizeOnBank(), getSubRegClass(), and isProperlyAlignedRC().

getWaveMaskRegClass()

const TargetRegisterClass* llvm::SIRegisterInfo::getWaveMaskRegClass ( ) const

inline

Definition at line 336 of file SIRegisterInfo.h.

Referenced by llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop(), and llvm::SIInstrInfo::moveToVALU().

hasAGPRs()

static bool llvm::SIRegisterInfo::hasAGPRs ( const TargetRegisterClass *  RC )

inlinestatic

Returns

true if this class contains AGPR registers.

Definition at line 224 of file SIRegisterInfo.h.

References llvm::HasAGPR, and llvm::TargetRegisterClass::TSFlags.

Referenced by hasVectorRegisters(), isAGPRClass(), isSGPRClass(), isVectorSuperClass(), isVGPRClass(), isVSSuperClass(), llvm::SIInstrInfo::legalizeOperandsVOP3(), and llvm::SIInstrInfo::readlaneVGPRToSGPR().

hasBasePointer()

bool SIRegisterInfo::hasBasePointer

(

const MachineFunction &

MF

)

const

Definition at line 504 of file SIRegisterInfo.cpp.

References llvm::MachineFunction::getFrameInfo(), llvm::MachineFrameInfo::getNumFixedObjects(), and shouldRealignStack().

Referenced by buildVGPRSpillLoadStore(), eliminateFrameIndex(), and getReservedRegs().

hasSGPRs()

static bool llvm::SIRegisterInfo::hasSGPRs ( const TargetRegisterClass *  RC )

inlinestatic

Returns

true if this class contains SGPR registers.

Definition at line 229 of file SIRegisterInfo.h.

References llvm::HasSGPR, and llvm::TargetRegisterClass::TSFlags.

Referenced by isAGPRClass(), isSGPRClass(), isVectorSuperClass(), isVGPRClass(), and isVSSuperClass().

hasVectorRegisters()

static bool llvm::SIRegisterInfo::hasVectorRegisters ( const TargetRegisterClass *  RC )

inlinestatic

Returns

true if this class contains any vector registers.

Definition at line 234 of file SIRegisterInfo.h.

References hasAGPRs(), and hasVGPRs().

Referenced by llvm::SIInstrInfo::legalizeOperands(), and llvm::SIInstrInfo::verifyInstruction().

hasVGPRs()

static bool llvm::SIRegisterInfo::hasVGPRs ( const TargetRegisterClass *  RC )

inlinestatic

Returns

true if this class contains VGPR registers.

Definition at line 219 of file SIRegisterInfo.h.

References llvm::HasVGPR, and llvm::TargetRegisterClass::TSFlags.

Referenced by llvm::SIInstrInfo::canInsertSelect(), llvm::SIInstrInfo::copyPhysReg(), llvm::SIInstrInfo::expandPostRAPseudo(), hasVectorRegisters(), isAGPRClass(), isSGPRClass(), isVectorSuperClass(), isVGPRClass(), isVSSuperClass(), llvm::SIInstrInfo::legalizeOperands(), and llvm::SIInstrInfo::verifyInstruction().

isAGPR()

bool SIRegisterInfo::isAGPR	(	const MachineRegisterInfo &	MRI,
		Register	Reg
	)		const

Definition at line 2824 of file SIRegisterInfo.cpp.

References getRegClassForReg(), isAGPRClass(), and MRI.

Referenced by llvm::SIInstrInfo::enforceOperandRCAlignment(), llvm::SIInstrInfo::expandPostRAPseudo(), llvm::SIInstrInfo::FoldImmediate(), llvm::SIInstrInfo::getVALUOp(), llvm::SIInstrInfo::isOperandLegal(), isVectorRegister(), llvm::SIInstrInfo::legalizeOperandsVOP2(), and llvm::SIInstrInfo::verifyInstruction().

isAGPRClass()

static bool llvm::SIRegisterInfo::isAGPRClass ( const TargetRegisterClass *  RC )

inlinestatic

Returns

true if this class contains only AGPR registers

Definition at line 204 of file SIRegisterInfo.h.

References hasAGPRs(), hasSGPRs(), and hasVGPRs().

Referenced by buildSpillLoadStore(), llvm::SIInstrInfo::copyPhysReg(), getCrossCopyRegClass(), getLargestLegalSuperClass(), llvm::SIInstrInfo::getMovOpcode(), getProperlyAlignedRC(), llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass(), getSubRegClass(), isAGPR(), isProperlyAlignedRC(), llvm::SIInstrInfo::legalizeOperands(), llvm::SIInstrInfo::loadRegFromStackSlot(), llvm::SIInstrInfo::storeRegToStackSlot(), and llvm::SIMachineFunctionInfo::usesAGPRs().

isAsmClobberable()

bool SIRegisterInfo::isAsmClobberable ( const MachineFunction &  MF, MCRegister  PhysReg  ) const

override

Definition at line 720 of file SIRegisterInfo.cpp.

References llvm::MachineFunction::getRegInfo(), and llvm::MachineRegisterInfo::isReserved().

isConstantPhysReg()

bool SIRegisterInfo::isConstantPhysReg ( MCRegister  PhysReg ) const

override

Definition at line 3063 of file SIRegisterInfo.cpp.

isDivergentRegClass()

bool llvm::SIRegisterInfo::isDivergentRegClass ( const TargetRegisterClass *  RC ) const

inlineoverride

Definition at line 294 of file SIRegisterInfo.h.

References isSGPRClass().

isFrameOffsetLegal()

bool SIRegisterInfo::isFrameOffsetLegal ( const MachineInstr *  MI, Register  BaseReg, int64_t  Offset  ) const

override

Definition at line 906 of file SIRegisterInfo.cpp.

References llvm::SIInstrFlags::FlatScratch, llvm::GCNSubtarget::getInstrInfo(), getScratchInstrOffset(), llvm::SIInstrInfo::isFLATScratch(), llvm::SIInstrInfo::isLegalMUBUFImmOffset(), llvm::SIInstrInfo::isMUBUF(), MI, llvm::AMDGPUAS::PRIVATE_ADDRESS, and TII.

isProperlyAlignedRC()

bool SIRegisterInfo::isProperlyAlignedRC

(

const TargetRegisterClass &

RC

)

const

Definition at line 3029 of file SIRegisterInfo.cpp.

References getAGPRClassForBitWidth(), getVectorSuperClassForBitWidth(), getVGPRClassForBitWidth(), llvm::TargetRegisterClass::hasSuperClassEq(), isAGPRClass(), isVectorSuperClass(), isVGPRClass(), and llvm::GCNSubtarget::needsAlignedVGPRs().

Referenced by llvm::SIInstrInfo::copyPhysReg(), and llvm::SIInstrInfo::verifyInstruction().

isSGPRClass()

static bool llvm::SIRegisterInfo::isSGPRClass ( const TargetRegisterClass *  RC )

inlinestatic

Returns

true if this class contains only SGPR registers

Definition at line 187 of file SIRegisterInfo.h.

References hasAGPRs(), hasSGPRs(), and hasVGPRs().

Referenced by llvm::SIInstrInfo::canInsertSelect(), llvm::SIInstrInfo::copyPhysReg(), eliminateFrameIndex(), llvm::SIInstrInfo::FoldImmediate(), llvm::SIInstrInfo::getMovOpcode(), llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass(), isDivergentRegClass(), isSGPRClassID(), isSGPRReg(), llvm::SIInstrInfo::legalizeGenericOperand(), llvm::SIInstrInfo::legalizeOperands(), llvm::SIInstrInfo::legalizeOperandsFLAT(), llvm::SIInstrInfo::legalizeOperandsSMRD(), llvm::SIInstrInfo::legalizeOperandsVOP3(), llvm::SIInstrInfo::legalizeOpWithMove(), llvm::SIInstrInfo::loadRegFromStackSlot(), llvm::SIInstrInfo::materializeImmediate(), llvm::SITargetLowering::requiresUniformRegister(), llvm::SIInstrInfo::storeRegToStackSlot(), and llvm::SIInstrInfo::usesConstantBus().

isSGPRClassID()

bool llvm::SIRegisterInfo::isSGPRClassID ( unsigned  RCID ) const

inline

Returns

true if this class ID contains only SGPR registers

Definition at line 192 of file SIRegisterInfo.h.

References getRegClass(), and isSGPRClass().

isSGPRReg()

bool SIRegisterInfo::isSGPRReg	(	const MachineRegisterInfo &	MRI,
		Register	Reg
	)		const

Definition at line 2671 of file SIRegisterInfo.cpp.

References getPhysRegClass(), llvm::MachineRegisterInfo::getRegClass(), isSGPRClass(), and MRI.

Referenced by llvm::SIInstrInfo::convertToThreeAddress(), llvm::SIInstrInfo::isOperandLegal(), llvm::SIInstrInfo::isVGPRCopy(), llvm::SIInstrInfo::legalizeOperandsVOP2(), llvm::SIInstrInfo::mayReadEXEC(), llvm::SIInstrInfo::moveFlatAddrToVGPR(), and llvm::SIInstrInfo::verifyInstruction().

isVectorRegister()

bool llvm::SIRegisterInfo::isVectorRegister ( const MachineRegisterInfo &  MRI, Register  Reg  ) const

inline

Definition at line 288 of file SIRegisterInfo.h.

References isAGPR(), isVGPR(), and MRI.

isVectorSuperClass()

bool llvm::SIRegisterInfo::isVectorSuperClass ( const TargetRegisterClass *  RC ) const

inline

Returns

true only if this class contains both VGPR and AGPR registers

Definition at line 209 of file SIRegisterInfo.h.

References hasAGPRs(), hasSGPRs(), and hasVGPRs().

Referenced by getProperlyAlignedRC(), getSubRegClass(), isProperlyAlignedRC(), llvm::SIInstrInfo::loadRegFromStackSlot(), and llvm::SIInstrInfo::storeRegToStackSlot().

isVGPR()

bool SIRegisterInfo::isVGPR	(	const MachineRegisterInfo &	MRI,
		Register	Reg
	)		const

Definition at line 2817 of file SIRegisterInfo.cpp.

References getRegClassForReg(), isVGPRClass(), and MRI.

Referenced by llvm::SIInstrInfo::canShrink(), llvm::SIInstrInfo::FoldImmediate(), isVectorRegister(), and llvm::SIInstrInfo::legalizeOperandsVOP2().

isVGPRClass()

static bool llvm::SIRegisterInfo::isVGPRClass ( const TargetRegisterClass *  RC )

inlinestatic

Returns

true if this class contains only VGPR registers

Definition at line 199 of file SIRegisterInfo.h.

References hasAGPRs(), hasSGPRs(), and hasVGPRs().

Referenced by getLargestLegalSuperClass(), getProperlyAlignedRC(), getSubRegClass(), isProperlyAlignedRC(), and isVGPR().

isVSSuperClass()

bool llvm::SIRegisterInfo::isVSSuperClass ( const TargetRegisterClass *  RC ) const

inline

Returns

true only if this class contains both VGPR and SGPR registers

Definition at line 214 of file SIRegisterInfo.h.

References hasAGPRs(), hasSGPRs(), and hasVGPRs().

materializeFrameBaseRegister()

Register SIRegisterInfo::materializeFrameBaseRegister ( MachineBasicBlock *  MBB, int  FrameIdx, int64_t  Offset  ) const

override

Definition at line 806 of file SIRegisterInfo.cpp.

References llvm::MachineInstrBuilder::addFrameIndex(), llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), llvm::MachineBasicBlock::begin(), llvm::BuildMI(), llvm::MachineRegisterInfo::createVirtualRegister(), DL, llvm::GCNSubtarget::enableFlatScratch(), llvm::MachineBasicBlock::end(), llvm::GCNSubtarget::getInstrInfo(), llvm::MachineBasicBlock::getParent(), llvm::MachineFunction::getRegInfo(), llvm::MipsISD::Ins, llvm::RegState::Kill, MBB, MRI, and TII.

needsFrameBaseReg()

bool SIRegisterInfo::needsFrameBaseReg ( MachineInstr *  MI, int64_t  Offset  ) const

override

Definition at line 792 of file SIRegisterInfo.cpp.

References llvm::SIInstrFlags::FlatScratch, llvm::GCNSubtarget::getInstrInfo(), getScratchInstrOffset(), llvm::SIInstrInfo::isFLATScratch(), llvm::SIInstrInfo::isLegalMUBUFImmOffset(), llvm::SIInstrInfo::isMUBUF(), MI, llvm::AMDGPUAS::PRIVATE_ADDRESS, and TII.

opCanUseInlineConstant()

bool SIRegisterInfo::opCanUseInlineConstant

(

unsigned

OpType

)

const

Returns

True if operands defined with this operand type can accept an inline constant. i.e. An integer value in the range (-16, 64) or -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f.

Definition at line 2737 of file SIRegisterInfo.cpp.

References llvm::GCNSubtarget::hasMFMAInlineLiteralBug(), llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST, llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST, llvm::AMDGPU::OPERAND_SRC_FIRST, and llvm::AMDGPU::OPERAND_SRC_LAST.

Referenced by llvm::SIInstrInfo::isImmOperandLegal(), and tryAddToFoldList().

opCanUseLiteralConstant()

bool SIRegisterInfo::opCanUseLiteralConstant

(

unsigned

OpType

)

const

Returns

True if operands defined with this operand type can accept a literal constant (i.e. any 32-bit immediate).

Definition at line 2770 of file SIRegisterInfo.cpp.

References llvm::AMDGPU::OPERAND_REG_IMM_FIRST, and llvm::AMDGPU::OPERAND_REG_IMM_LAST.

Referenced by llvm::SIInstrInfo::isImmOperandLegal().

requiresFrameIndexReplacementScavenging()

bool SIRegisterInfo::requiresFrameIndexReplacementScavenging ( const MachineFunction &  MF ) const

override

Definition at line 758 of file SIRegisterInfo.cpp.

References llvm::MachineFunction::getFrameInfo(), and llvm::MachineFrameInfo::hasStackObjects().

requiresFrameIndexScavenging()

bool SIRegisterInfo::requiresFrameIndexScavenging ( const MachineFunction &  MF ) const

override

Definition at line 749 of file SIRegisterInfo.cpp.

requiresRegisterScavenging()

bool SIRegisterInfo::requiresRegisterScavenging ( const MachineFunction &  Fn ) const

override

Definition at line 738 of file SIRegisterInfo.cpp.

References llvm::MachineFunction::getFrameInfo(), llvm::MachineFunction::getInfo(), llvm::MachineFrameInfo::hasCalls(), llvm::MachineFrameInfo::hasStackObjects(), and Info.

requiresVirtualBaseRegisters()

bool SIRegisterInfo::requiresVirtualBaseRegisters ( const MachineFunction &  Fn ) const

override

Definition at line 764 of file SIRegisterInfo.cpp.

reservedPrivateSegmentBufferReg()

MCRegister SIRegisterInfo::reservedPrivateSegmentBufferReg

(

const MachineFunction &

MF

)

const

Return the end register initially reserved for the scratch buffer in case spilling is needed.

Definition at line 538 of file SIRegisterInfo.cpp.

References llvm::alignDown(), and llvm::GCNSubtarget::getMaxNumSGPRs().

resolveFrameIndex()

void SIRegisterInfo::resolveFrameIndex ( MachineInstr &  MI, Register  BaseReg, int64_t  Offset  ) const

override

Definition at line 857 of file SIRegisterInfo.cpp.

References assert(), llvm::MachineOperand::ChangeToRegister(), llvm::SIInstrFlags::FlatScratch, llvm::MachineOperand::getImm(), llvm::GCNSubtarget::getInstrInfo(), llvm::MachineOperand::isFI(), llvm::MachineOperand::isImm(), llvm::SIInstrInfo::isLegalMUBUFImmOffset(), llvm_unreachable, MI, llvm::AMDGPUAS::PRIVATE_ADDRESS, llvm::MachineOperand::setImm(), and TII.

restoreSGPR()

bool SIRegisterInfo::restoreSGPR	(	MachineBasicBlock::iterator	MI,
		int	FI,
		RegScavenger *	RS,
		LiveIntervals *	LIS = nullptr,
		bool	OnlyToVGPR = false
	)		const

Definition at line 1788 of file SIRegisterInfo.cpp.

References llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), llvm::BuildMI(), llvm::SGPRSpillBuilder::DL, llvm::numbers::e, llvm::ArrayRef< T >::empty(), llvm::GCNSubtarget::getInstrInfo(), llvm::getKillRegState(), llvm::SGPRSpillBuilder::getPerVGPRData(), llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills(), i, llvm::RegState::ImplicitDefine, llvm::LiveIntervals::InsertMachineInstrInMaps(), llvm::SIRegisterInfo::SpilledReg::Lane, llvm::SGPRSpillBuilder::MBB, llvm::SGPRSpillBuilder::MFI, MI, llvm::min(), llvm::SGPRSpillBuilder::NumSubRegs, llvm::SGPRSpillBuilder::prepare(), llvm::SGPRSpillBuilder::readWriteTmpVGPR(), llvm::LiveIntervals::removeAllRegUnitsForPhysReg(), llvm::LiveIntervals::ReplaceMachineInstrInMaps(), llvm::SGPRSpillBuilder::restore(), llvm::SGPRSpillBuilder::SplitParts, SubReg, llvm::SGPRSpillBuilder::SuperReg, llvm::SGPRSpillBuilder::TII, llvm::SGPRSpillBuilder::TmpVGPR, and llvm::SIRegisterInfo::SpilledReg::VGPR.

Referenced by eliminateFrameIndex(), and eliminateSGPRToVGPRSpillFrameIndex().

shouldCoalesce()

bool SIRegisterInfo::shouldCoalesce ( MachineInstr *  MI, const TargetRegisterClass *  SrcRC, unsigned  SubReg, const TargetRegisterClass *  DstRC, unsigned  DstSubReg, const TargetRegisterClass *  NewRC, LiveIntervals &  LIS  ) const

override

Definition at line 2832 of file SIRegisterInfo.cpp.

shouldRealignStack()

bool SIRegisterInfo::shouldRealignStack ( const MachineFunction &  MF ) const

override

Definition at line 725 of file SIRegisterInfo.cpp.

References llvm::MachineFunction::getInfo(), Info, and llvm::TargetRegisterInfo::shouldRealignStack().

Referenced by hasBasePointer().

shouldRewriteCopySrc()

bool SIRegisterInfo::shouldRewriteCopySrc ( const TargetRegisterClass *  DefRC, unsigned  DefSubReg, const TargetRegisterClass *  SrcRC, unsigned  SrcSubReg  ) const

override

Definition at line 2746 of file SIRegisterInfo.cpp.

spillEmergencySGPR()

bool SIRegisterInfo::spillEmergencySGPR	(	MachineBasicBlock::iterator	MI,
		MachineBasicBlock &	RestoreMBB,
		Register	SGPR,
		RegScavenger *	RS
	)		const

Definition at line 1868 of file SIRegisterInfo.cpp.

References llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), llvm::SIMachineFunctionInfo::addToSpilledSGPRs(), llvm::BuildMI(), llvm::SGPRSpillBuilder::DL, llvm::numbers::e, llvm::MachineBasicBlock::end(), llvm::GCNSubtarget::getInstrInfo(), llvm::getKillRegState(), llvm::SGPRSpillBuilder::getPerVGPRData(), i, llvm::RegState::Implicit, llvm::RegState::ImplicitDefine, llvm::SGPRSpillBuilder::IsKill, llvm::SGPRSpillBuilder::MBB, llvm::SGPRSpillBuilder::MFI, MI, llvm::min(), llvm::SGPRSpillBuilder::NumSubRegs, llvm::SGPRSpillBuilder::prepare(), llvm::SGPRSpillBuilder::restore(), llvm::SGPRSpillBuilder::setMI(), llvm::SGPRSpillBuilder::SplitParts, SubReg, llvm::SGPRSpillBuilder::SuperReg, llvm::SGPRSpillBuilder::TII, llvm::SGPRSpillBuilder::TmpVGPR, and llvm::RegState::Undef.

spillSGPR()

bool SIRegisterInfo::spillSGPR	(	MachineBasicBlock::iterator	MI,
		int	FI,
		RegScavenger *	RS,
		LiveIntervals *	LIS = nullptr,
		bool	OnlyToVGPR = false
	)		const

If OnlyToVGPR is true, this will only succeed if this.

Definition at line 1669 of file SIRegisterInfo.cpp.

References llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), llvm::SIMachineFunctionInfo::addToSpilledSGPRs(), assert(), llvm::BuildMI(), llvm::SGPRSpillBuilder::DL, llvm::numbers::e, llvm::ArrayRef< T >::empty(), llvm::SIMachineFunctionInfo::getFrameOffsetReg(), llvm::GCNSubtarget::getInstrInfo(), llvm::getKillRegState(), llvm::SGPRSpillBuilder::getPerVGPRData(), llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills(), llvm::SIMachineFunctionInfo::getStackPtrOffsetReg(), i, llvm::RegState::Implicit, llvm::RegState::ImplicitDefine, llvm::LiveIntervals::InsertMachineInstrInMaps(), llvm::SGPRSpillBuilder::IsKill, llvm::SIRegisterInfo::SpilledReg::Lane, llvm::SGPRSpillBuilder::MBB, llvm::SGPRSpillBuilder::MFI, MI, llvm::min(), llvm::SGPRSpillBuilder::NumSubRegs, llvm::SGPRSpillBuilder::prepare(), llvm::SGPRSpillBuilder::readWriteTmpVGPR(), llvm::LiveIntervals::removeAllRegUnitsForPhysReg(), llvm::LiveIntervals::ReplaceMachineInstrInMaps(), llvm::SGPRSpillBuilder::restore(), llvm::ArrayRef< T >::size(), llvm::SGPRSpillBuilder::SplitParts, SubReg, llvm::SGPRSpillBuilder::SuperReg, llvm::SGPRSpillBuilder::TII, llvm::SGPRSpillBuilder::TmpVGPR, llvm::RegState::Undef, and llvm::SIRegisterInfo::SpilledReg::VGPR.

Referenced by eliminateFrameIndex(), and eliminateSGPRToVGPRSpillFrameIndex().

spillSGPRToVGPR()

bool llvm::SIRegisterInfo::spillSGPRToVGPR ( ) const

inline

Definition at line 69 of file SIRegisterInfo.h.

Referenced by llvm::SIInstrInfo::loadRegFromStackSlot(), and llvm::SIInstrInfo::storeRegToStackSlot().

---

The documentation for this class was generated from the following files:

• lib/Target/AMDGPU/SIRegisterInfo.h
• lib/Target/AMDGPU/SIRegisterInfo.cpp