#include "AMDGPULegalizerInfo.h"
#include "AMDGPU.h"
#include "AMDGPUGlobalISelUtils.h"
#include "AMDGPUInstrInfo.h"
#include "AMDGPUTargetMachine.h"
#include "SIMachineFunctionInfo.h"
#include "Utils/AMDGPUBaseInfo.h"
#include "llvm/ADT/ScopeExit.h"
#include "llvm/BinaryFormat/ELF.h"
#include "llvm/CodeGen/GlobalISel/LegalizerHelper.h"
#include "llvm/CodeGen/GlobalISel/MIPatternMatch.h"
#include "llvm/CodeGen/GlobalISel/MachineIRBuilder.h"
#include "llvm/IR/DiagnosticInfo.h"
#include "llvm/IR/IntrinsicsAMDGPU.h"

Include dependency graph for AMDGPULegalizerInfo.cpp:

Macros
#define	DEBUG_TYPE "amdgpu-legalinfo"

Functions
static LLT	getPow2VectorType (LLT Ty)

static LLT	getPow2ScalarType (LLT Ty)

static LegalityPredicate	isSmallOddVector (unsigned TypeIdx)

static LegalityPredicate	sizeIsMultipleOf32 (unsigned TypeIdx)

static LegalityPredicate	isWideVec16 (unsigned TypeIdx)

static LegalizeMutation	oneMoreElement (unsigned TypeIdx)

static LegalizeMutation	fewerEltsToSize64Vector (unsigned TypeIdx)

static LegalizeMutation	moreEltsToNext32Bit (unsigned TypeIdx)

static LLT	getBitcastRegisterType (const LLT Ty)

static LegalizeMutation	bitcastToRegisterType (unsigned TypeIdx)

static LegalizeMutation	bitcastToVectorElement32 (unsigned TypeIdx)

static LegalityPredicate	vectorSmallerThan (unsigned TypeIdx, unsigned Size)

static LegalityPredicate	vectorWiderThan (unsigned TypeIdx, unsigned Size)

static LegalityPredicate	numElementsNotEven (unsigned TypeIdx)

static bool	isRegisterSize (unsigned Size)

static bool	isRegisterVectorElementType (LLT EltTy)

static bool	isRegisterVectorType (LLT Ty)

static bool	isRegisterType (LLT Ty)

static LegalityPredicate	isRegisterType (unsigned TypeIdx)

static LegalityPredicate	elementTypeIsLegal (unsigned TypeIdx)

static LegalityPredicate	isWideScalarExtLoadTruncStore (unsigned TypeIdx)

static unsigned	maxSizeForAddrSpace (const GCNSubtarget &ST, unsigned AS, bool IsLoad)

static bool	isLoadStoreSizeLegal (const GCNSubtarget &ST, const LegalityQuery &Query)

static bool	loadStoreBitcastWorkaround (const LLT Ty)

static bool	isLoadStoreLegal (const GCNSubtarget &ST, const LegalityQuery &Query)

static bool	shouldBitcastLoadStoreType (const GCNSubtarget &ST, const LLT Ty, const LLT MemTy)
	Return true if a load or store of the type should be lowered with a bitcast to a different type. More...

static bool	shouldWidenLoad (const GCNSubtarget &ST, LLT MemoryTy, unsigned AlignInBits, unsigned AddrSpace, unsigned Opcode)
	Return true if we should legalize a load by widening an odd sized memory access up to the alignment. More...

static bool	shouldWidenLoad (const GCNSubtarget &ST, const LegalityQuery &Query, unsigned Opcode)

static MachineInstrBuilder	extractF64Exponent (Register Hi, MachineIRBuilder &B)

static LLT	widenToNextPowerOf2 (LLT Ty)

static Register	stripAnySourceMods (Register OrigSrc, MachineRegisterInfo &MRI)

static bool	isNot (const MachineRegisterInfo &MRI, const MachineInstr &MI)

static MachineInstr *	verifyCFIntrinsic (MachineInstr &MI, MachineRegisterInfo &MRI, MachineInstr &Br, MachineBasicBlock &UncondBrTarget, bool &Negated)

static std::pair< Register, Register >	emitReciprocalU64 (MachineIRBuilder &B, Register Val)

static void	toggleSPDenormMode (bool Enable, MachineIRBuilder &B, const GCNSubtarget &ST, AMDGPU::SIModeRegisterDefaults Mode)

static unsigned	getDSFPAtomicOpcode (Intrinsic::ID IID)

static unsigned	getBufferAtomicPseudo (Intrinsic::ID IntrID)

static void	packImage16bitOpsToDwords (MachineIRBuilder &B, MachineInstr &MI, SmallVectorImpl< Register > &PackedAddrs, unsigned ArgOffset, const AMDGPU::ImageDimIntrinsicInfo *Intr, bool IsA16, bool IsG16)
	Turn a set of s16 typed registers in `AddrRegs` into a dword sized vector with s16 typed elements. More...

static void	convertImageAddrToPacked (MachineIRBuilder &B, MachineInstr &MI, int DimIdx, int NumVAddrs)
	Convert from separate vaddr components to a single vector address register, and replace the remaining operands with $noreg. More...

Variables
static cl::opt< bool >	EnableNewLegality ("amdgpu-global-isel-new-legality", cl::desc("Use GlobalISel desired legality, rather than try to use" "rules compatible with selection patterns"), cl::init(false), cl::ReallyHidden)

static constexpr unsigned	MaxRegisterSize = 1024

Detailed Description

This file implements the targeting of the Machinelegalizer class for AMDGPU.

Todo:: This should be generated by TableGen.

Definition in file AMDGPULegalizerInfo.cpp.

Macro Definition Documentation

◆ DEBUG_TYPE

#define DEBUG_TYPE "amdgpu-legalinfo"

Definition at line 30 of file AMDGPULegalizerInfo.cpp.

Function Documentation

◆ bitcastToRegisterType()

static LegalizeMutation bitcastToRegisterType ( unsigned TypeIdx )

static

Definition at line 147 of file AMDGPULegalizerInfo.cpp.

References getBitcastRegisterType().

◆ bitcastToVectorElement32()

static LegalizeMutation bitcastToVectorElement32 ( unsigned TypeIdx )

static

Definition at line 154 of file AMDGPULegalizerInfo.cpp.

References assert(), llvm::LinearPolySize< ElementCount >::getFixed(), llvm::LLT::getSizeInBits(), llvm::LLT::scalarOrVector(), and llvm::Check::Size.

◆ convertImageAddrToPacked()

static void convertImageAddrToPacked	(	MachineIRBuilder &	B,
		MachineInstr &	MI,
		int	DimIdx,
		int	NumVAddrs
	)

static

Convert from separate vaddr components to a single vector address register, and replace the remaining operands with $noreg.

Definition at line 4272 of file AMDGPULegalizerInfo.cpp.

References llvm::SmallVectorImpl< T >::append(), assert(), B, llvm::LLT::fixed_vector(), llvm::SrcOp::getReg(), I, llvm::isPowerOf2_32(), MI, llvm::NextPowerOf2(), llvm::LLT::scalar(), and llvm::RegState::Undef.

Referenced by llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic().

◆ elementTypeIsLegal()

static LegalityPredicate elementTypeIsLegal ( unsigned TypeIdx )

static

Definition at line 219 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getElementType(), llvm::LLT::getSizeInBits(), llvm::LLT::isVector(), and llvm::LLT::scalar().

Referenced by llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo().

◆ emitReciprocalU64()

static std::pair<Register, Register> emitReciprocalU64	(	MachineIRBuilder &	B,
		Register	Val
	)

static

Definition at line 2998 of file AMDGPULegalizerInfo.cpp.

References B, llvm::BitsToFloat(), and llvm::LLT::scalar().

Referenced by llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM64Impl().

◆ extractF64Exponent()

static MachineInstrBuilder extractF64Exponent	(	Register	Hi,
		MachineIRBuilder &	B
	)

static

Definition at line 2007 of file AMDGPULegalizerInfo.cpp.

References B, llvm::MipsISD::Hi, and llvm::LLT::scalar().

Referenced by llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc().

◆ fewerEltsToSize64Vector()

static LegalizeMutation fewerEltsToSize64Vector ( unsigned TypeIdx )

static

Definition at line 103 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getElementType(), llvm::LinearPolySize< ElementCount >::getFixed(), llvm::LLT::getNumElements(), llvm::LLT::getSizeInBits(), llvm::LLT::scalarOrVector(), and llvm::Check::Size.

Referenced by llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo().

◆ getBitcastRegisterType()

static LLT getBitcastRegisterType ( const LLT Ty )

static

Definition at line 134 of file AMDGPULegalizerInfo.cpp.

References llvm::LinearPolySize< ElementCount >::getFixed(), llvm::LLT::getSizeInBits(), llvm::LLT::scalar(), llvm::LLT::scalarOrVector(), and llvm::Check::Size.

Referenced by bitcastToRegisterType(), and llvm::AMDGPULegalizerInfo::legalizeSBufferLoad().

◆ getBufferAtomicPseudo()

static unsigned getBufferAtomicPseudo ( Intrinsic::ID IntrID )

static

Definition at line 4094 of file AMDGPULegalizerInfo.cpp.

References llvm_unreachable.

Referenced by llvm::AMDGPULegalizerInfo::legalizeBufferAtomic().

◆ getDSFPAtomicOpcode()

static unsigned getDSFPAtomicOpcode ( Intrinsic::ID IID )

static

Definition at line 3636 of file AMDGPULegalizerInfo.cpp.

References llvm_unreachable.

Referenced by llvm::AMDGPULegalizerInfo::legalizeDSAtomicFPIntrinsic().

◆ getPow2ScalarType()

static LLT getPow2ScalarType ( LLT Ty )

static

Definition at line 56 of file AMDGPULegalizerInfo.cpp.

References llvm::tgtok::Bits, llvm::LLT::getSizeInBits(), llvm::Log2_32_Ceil(), and llvm::LLT::scalar().

Referenced by llvm::AMDGPULegalizerInfo::legalizeSBufferLoad().

◆ getPow2VectorType()

static LLT getPow2VectorType ( LLT Ty )

static

Definition at line 49 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::changeElementCount(), llvm::LinearPolySize< ElementCount >::getFixed(), llvm::LLT::getNumElements(), and llvm::Log2_32_Ceil().

Referenced by llvm::AMDGPULegalizerInfo::legalizeSBufferLoad().

◆ isLoadStoreLegal()

static bool isLoadStoreLegal	(	const GCNSubtarget &	ST,
		const LegalityQuery &	Query
	)

static

Definition at line 355 of file AMDGPULegalizerInfo.cpp.

References isLoadStoreSizeLegal(), isRegisterType(), loadStoreBitcastWorkaround(), llvm::ARM_MB::ST, and llvm::LegalityQuery::Types.

◆ isLoadStoreSizeLegal()

static bool isLoadStoreSizeLegal	(	const GCNSubtarget &	ST,
		const LegalityQuery &	Query
	)

static

Definition at line 267 of file AMDGPULegalizerInfo.cpp.

References llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl(), assert(), llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT, llvm::LLT::getSizeInBits(), llvm::LLT::isVector(), llvm::max(), maxSizeForAddrSpace(), llvm::LegalityQuery::MMODescrs, llvm::LegalityQuery::Opcode, llvm::Check::Size, llvm::ARM_MB::ST, and llvm::LegalityQuery::Types.

Referenced by isLoadStoreLegal().

◆ isNot()

static bool isNot	(	const MachineRegisterInfo &	MRI,
		const MachineInstr &	MI
	)

static

Definition at line 2804 of file AMDGPULegalizerInfo.cpp.

References llvm::getIConstantVRegSExtVal(), MI, and MRI.

Referenced by llvm::MCAsmParserExtension::ParseDirectiveCGProfile(), and verifyCFIntrinsic().

◆ isRegisterSize()

static bool isRegisterSize ( unsigned Size )

static

Definition at line 185 of file AMDGPULegalizerInfo.cpp.

References MaxRegisterSize, and llvm::Check::Size.

Referenced by isRegisterType(), and shouldBitcastLoadStoreType().

◆ isRegisterType() [1/2]

static bool isRegisterType ( LLT Ty )

static

Definition at line 201 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getSizeInBits(), isRegisterSize(), isRegisterVectorType(), and llvm::LLT::isVector().

Referenced by llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(), isLoadStoreLegal(), isRegisterType(), llvm::AMDGPULegalizerInfo::legalizeLoad(), and shouldBitcastLoadStoreType().

◆ isRegisterType() [2/2]

static LegalityPredicate isRegisterType ( unsigned TypeIdx )

static

Definition at line 213 of file AMDGPULegalizerInfo.cpp.

References isRegisterType().

◆ isRegisterVectorElementType()

static bool isRegisterVectorElementType ( LLT EltTy )

static

Definition at line 189 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getSizeInBits().

Referenced by shouldBitcastLoadStoreType().

◆ isRegisterVectorType()

static bool isRegisterVectorType ( LLT Ty )

static

Definition at line 194 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getElementType(), llvm::LLT::getNumElements(), and llvm::LLT::getSizeInBits().

Referenced by isRegisterType().

◆ isSmallOddVector()

static LegalityPredicate isSmallOddVector ( unsigned TypeIdx )

static

Returns: true if this is an odd sized vector which should widen by adding an additional element. This is mostly to handle <3 x s16> -> <4 x s16>. This excludes s1 vectors, which should always be scalarized.

Definition at line 65 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getElementType(), llvm::LLT::getNumElements(), llvm::LLT::getSizeInBits(), and llvm::LLT::isVector().

Referenced by llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo().

◆ isWideScalarExtLoadTruncStore()

static LegalityPredicate isWideScalarExtLoadTruncStore ( unsigned TypeIdx )

static

Definition at line 231 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getSizeInBits(), and llvm::LLT::isVector().

◆ isWideVec16()

static LegalityPredicate isWideVec16 ( unsigned TypeIdx )

static

Definition at line 86 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getNumElements(), llvm::LLT::getScalarType(), and llvm::LLT::getSizeInBits().

◆ loadStoreBitcastWorkaround()

static bool loadStoreBitcastWorkaround ( const LLT Ty )

static

Definition at line 337 of file AMDGPULegalizerInfo.cpp.

References EnableNewLegality, llvm::LLT::getElementType(), llvm::LLT::getSizeInBits(), llvm::LLT::isPointer(), llvm::LLT::isVector(), and llvm::Check::Size.

Referenced by isLoadStoreLegal(), and shouldBitcastLoadStoreType().

◆ maxSizeForAddrSpace()

static unsigned maxSizeForAddrSpace	(	const GCNSubtarget &	ST,
		unsigned	AS,
		bool	IsLoad
	)

static

Definition at line 242 of file AMDGPULegalizerInfo.cpp.

References llvm::AMDGPUAS::CONSTANT_ADDRESS, llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT, llvm::AMDGPUAS::GLOBAL_ADDRESS, llvm::AMDGPUAS::LOCAL_ADDRESS, llvm::AMDGPUAS::PRIVATE_ADDRESS, and llvm::ARM_MB::ST.

Referenced by isLoadStoreSizeLegal(), and shouldWidenLoad().

◆ moreEltsToNext32Bit()

static LegalizeMutation moreEltsToNext32Bit ( unsigned TypeIdx )

static

Definition at line 118 of file AMDGPULegalizerInfo.cpp.

References assert(), llvm::LLT::fixed_vector(), llvm::LLT::getElementType(), llvm::LLT::getSizeInBits(), and llvm::Check::Size.

◆ numElementsNotEven()

static LegalityPredicate numElementsNotEven ( unsigned TypeIdx )

static

Definition at line 178 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getNumElements(), and llvm::LLT::isVector().

◆ oneMoreElement()

static LegalizeMutation oneMoreElement ( unsigned TypeIdx )

static

Definition at line 94 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::fixed_vector(), llvm::LLT::getElementType(), and llvm::LLT::getNumElements().

Referenced by llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo().

◆ packImage16bitOpsToDwords()

static void packImage16bitOpsToDwords	(	MachineIRBuilder &	B,
		MachineInstr &	MI,
		SmallVectorImpl< Register > &	PackedAddrs,
		unsigned	ArgOffset,
		const AMDGPU::ImageDimIntrinsicInfo *	Intr,
		bool	IsA16,
		bool	IsG16
	)

static

Turn a set of s16 typed registers in AddrRegs into a dword sized vector with s16 typed elements.

Definition at line 4223 of file AMDGPULegalizerInfo.cpp.

References B, llvm::LLT::fixed_vector(), llvm::SrcOp::getReg(), I, Intr, MI, and llvm::LLT::scalar().

Referenced by llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic().

◆ shouldBitcastLoadStoreType()

static bool shouldBitcastLoadStoreType	(	const GCNSubtarget &	ST,
		const LLT	Ty,
		const LLT	MemTy
	)

static

Return true if a load or store of the type should be lowered with a bitcast to a different type.

Definition at line 363 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getElementType(), llvm::LLT::getSizeInBits(), isRegisterSize(), isRegisterType(), isRegisterVectorElementType(), llvm::LLT::isVector(), loadStoreBitcastWorkaround(), and llvm::Check::Size.

Referenced by llvm::AMDGPULegalizerInfo::legalizeSBufferLoad().

◆ shouldWidenLoad() [1/2]

static bool shouldWidenLoad	(	const GCNSubtarget &	ST,
		const LegalityQuery &	Query,
		unsigned	Opcode
	)

static

Definition at line 416 of file AMDGPULegalizerInfo.cpp.

References llvm::LegalityQuery::MMODescrs, llvm::NotAtomic, shouldWidenLoad(), llvm::ARM_MB::ST, and llvm::LegalityQuery::Types.

◆ shouldWidenLoad() [2/2]

static bool shouldWidenLoad	(	const GCNSubtarget &	ST,
		LLT	MemoryTy,
		unsigned	AlignInBits,
		unsigned	AddrSpace,
		unsigned	Opcode
	)

static

Return true if we should legalize a load by widening an odd sized memory access up to the alignment.

Note this case when the memory access itself changes, not the size of the result register.

Definition at line 382 of file AMDGPULegalizerInfo.cpp.

References Align, llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl(), llvm::LLT::getSizeInBits(), llvm::isPowerOf2_32(), maxSizeForAddrSpace(), llvm::MachineMemOperand::MOLoad, llvm::NextPowerOf2(), and llvm::ARM_MB::ST.

Referenced by llvm::AMDGPULegalizerInfo::legalizeLoad(), and shouldWidenLoad().

◆ sizeIsMultipleOf32()

static LegalityPredicate sizeIsMultipleOf32 ( unsigned TypeIdx )

static

Definition at line 79 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getSizeInBits().

◆ stripAnySourceMods()

static Register stripAnySourceMods	(	Register	OrigSrc,
		MachineRegisterInfo &	MRI
	)

static

Definition at line 2696 of file AMDGPULegalizerInfo.cpp.

References llvm::getOpcodeDef(), and MRI.

Referenced by llvm::AMDGPULegalizerInfo::legalizeFFloor().

◆ toggleSPDenormMode()

static void toggleSPDenormMode	(	bool	Enable,
		MachineIRBuilder &	B,
		const GCNSubtarget &	ST,
		AMDGPU::SIModeRegisterDefaults	Mode
	)

static

Definition at line 3374 of file AMDGPULegalizerInfo.cpp.

References B, Enable, FP_DENORM_FLUSH_NONE, llvm::AMDGPU::Hwreg::ID_MODE, Mode, llvm::AMDGPU::Hwreg::OFFSET_SHIFT_, llvm::ARM_MB::ST, and llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_.

Referenced by llvm::AMDGPULegalizerInfo::legalizeFDIV32().

◆ vectorSmallerThan()

static LegalityPredicate vectorSmallerThan	(	unsigned	TypeIdx,
		unsigned	Size
	)

static

Definition at line 164 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getSizeInBits(), llvm::LLT::isVector(), and llvm::Check::Size.

◆ vectorWiderThan()

static LegalityPredicate vectorWiderThan	(	unsigned	TypeIdx,
		unsigned	Size
	)

static

Definition at line 171 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::getSizeInBits(), llvm::LLT::isVector(), and llvm::Check::Size.

Referenced by llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo().

◆ verifyCFIntrinsic()

static MachineInstr* verifyCFIntrinsic	(	MachineInstr &	MI,
		MachineRegisterInfo &	MRI,
		MachineInstr *&	Br,
		MachineBasicBlock *&	UncondBrTarget,
		bool &	Negated
	)

static

Definition at line 2813 of file AMDGPULegalizerInfo.cpp.

References llvm::MachineBasicBlock::end(), llvm::MachineFunction::end(), llvm::eraseInstr(), llvm::ilist_node_impl< OptionsT >::getIterator(), llvm::MachineOperand::getMBB(), llvm::MachineInstr::getOpcode(), llvm::MachineInstr::getOperand(), llvm::MachineBasicBlock::getParent(), llvm::MachineInstr::getParent(), llvm::MachineOperand::getReg(), llvm::MachineRegisterInfo::hasOneNonDBGUse(), isNot(), MI, MRI, llvm::MachineRegisterInfo::use_instr_nodbg_begin(), and UseMI.

Referenced by llvm::AMDGPULegalizerInfo::legalizeIntrinsic().

◆ widenToNextPowerOf2()

static LLT widenToNextPowerOf2 ( LLT Ty )

static

Definition at line 2493 of file AMDGPULegalizerInfo.cpp.

References llvm::LLT::changeElementCount(), llvm::LinearPolySize< ElementCount >::getFixed(), llvm::LLT::getNumElements(), llvm::LLT::getSizeInBits(), llvm::LLT::isVector(), llvm::PowerOf2Ceil(), and llvm::LLT::scalar().

Referenced by llvm::AMDGPULegalizerInfo::legalizeLoad().

Variable Documentation

◆ EnableNewLegality

cl::opt<bool> EnableNewLegality("amdgpu-global-isel-new-legality", cl::desc("Use GlobalISel desired legality, rather than try to use" "rules compatible with selection patterns"), cl::init(false), cl::ReallyHidden)

static

Referenced by loadStoreBitcastWorkaround().

◆ MaxRegisterSize

constexpr unsigned MaxRegisterSize = 1024

staticconstexpr

Definition at line 46 of file AMDGPULegalizerInfo.cpp.

Referenced by llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(), and isRegisterSize().

Macros

Functions

Variables

Detailed Description

Macro Definition Documentation

◆ DEBUG_TYPE

Function Documentation

◆ bitcastToRegisterType()

◆ bitcastToVectorElement32()

◆ convertImageAddrToPacked()

◆ elementTypeIsLegal()

◆ emitReciprocalU64()

◆ extractF64Exponent()

◆ fewerEltsToSize64Vector()

◆ getBitcastRegisterType()

◆ getBufferAtomicPseudo()

◆ getDSFPAtomicOpcode()

◆ getPow2ScalarType()

◆ getPow2VectorType()

◆ isLoadStoreLegal()

◆ isLoadStoreSizeLegal()

◆ isNot()

◆ isRegisterSize()

◆ isRegisterType() [1/2]

◆ isRegisterType() [2/2]

◆ isRegisterVectorElementType()

◆ isRegisterVectorType()

◆ isSmallOddVector()

◆ isWideScalarExtLoadTruncStore()

◆ isWideVec16()

◆ loadStoreBitcastWorkaround()

◆ maxSizeForAddrSpace()

◆ moreEltsToNext32Bit()

◆ numElementsNotEven()

◆ oneMoreElement()

◆ packImage16bitOpsToDwords()

◆ shouldBitcastLoadStoreType()

◆ shouldWidenLoad() [1/2]

◆ shouldWidenLoad() [2/2]

◆ sizeIsMultipleOf32()

◆ stripAnySourceMods()

◆ toggleSPDenormMode()

◆ vectorSmallerThan()

◆ vectorWiderThan()

◆ verifyCFIntrinsic()

◆ widenToNextPowerOf2()

Variable Documentation

◆ EnableNewLegality

◆ MaxRegisterSize